
Nga Doan
Examiner (ID: 19180, Phone: (571)270-5356 , Office: P/2817 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2817, 2813, 4172 |
| Total Applications | 427 |
| Issued Applications | 310 |
| Pending Applications | 0 |
| Abandoned Applications | 119 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4759488
[patent_doc_number] => 20080311714
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-18
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURE'
[patent_app_type] => utility
[patent_app_number] => 11/761466
[patent_app_country] => US
[patent_app_date] => 2007-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 3023
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0311/20080311714.pdf
[firstpage_image] =>[orig_patent_app_number] => 11761466
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/761466 | Semiconductor structure and method of manufacture | Jun 11, 2007 | Issued |
Array
(
[id] => 4759488
[patent_doc_number] => 20080311714
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-18
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURE'
[patent_app_type] => utility
[patent_app_number] => 11/761466
[patent_app_country] => US
[patent_app_date] => 2007-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 3023
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0311/20080311714.pdf
[firstpage_image] =>[orig_patent_app_number] => 11761466
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/761466 | Semiconductor structure and method of manufacture | Jun 11, 2007 | Issued |
Array
(
[id] => 4752709
[patent_doc_number] => 20080160784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-03
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/760085
[patent_app_country] => US
[patent_app_date] => 2007-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2917
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0160/20080160784.pdf
[firstpage_image] =>[orig_patent_app_number] => 11760085
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/760085 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Jun 7, 2007 | Abandoned |
Array
(
[id] => 74000
[patent_doc_number] => 07749819
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-06
[patent_title] => 'Method for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/808035
[patent_app_country] => US
[patent_app_date] => 2007-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 21
[patent_no_of_words] => 7790
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/749/07749819.pdf
[firstpage_image] =>[orig_patent_app_number] => 11808035
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/808035 | Method for manufacturing semiconductor device | Jun 5, 2007 | Issued |
Array
(
[id] => 5008018
[patent_doc_number] => 20070278495
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-06
[patent_title] => 'THIN FILM TRANSISTOR FORMED ON FLEXIBLE SUBSTRATE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/756766
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4851
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0278/20070278495.pdf
[firstpage_image] =>[orig_patent_app_number] => 11756766
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/756766 | Thin film transistor formed on flexible substrate and method of manufacturing the same | May 31, 2007 | Issued |
Array
(
[id] => 4797509
[patent_doc_number] => 20080009095
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-10
[patent_title] => 'Advanced Thin Flexible Microelectronic Assemblies and Methods for Making Same'
[patent_app_type] => utility
[patent_app_number] => 11/756816
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1985
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20080009095.pdf
[firstpage_image] =>[orig_patent_app_number] => 11756816
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/756816 | Advanced Thin Flexible Microelectronic Assemblies and Methods for Making Same | May 31, 2007 | Abandoned |
Array
(
[id] => 4711198
[patent_doc_number] => 20080299724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'METHOD OF MAKING A SEMICONDUCTOR DEVICE WITH EMBEDDED STRESSOR'
[patent_app_type] => utility
[patent_app_number] => 11/756095
[patent_app_country] => US
[patent_app_date] => 2007-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3560
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0299/20080299724.pdf
[firstpage_image] =>[orig_patent_app_number] => 11756095
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/756095 | Method of making a semiconductor device with embedded stressor | May 30, 2007 | Issued |
Array
(
[id] => 5082959
[patent_doc_number] => 20070273010
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-29
[patent_title] => 'Design and Method for Attaching a Die to a Leadframe in a Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 11/754456
[patent_app_country] => US
[patent_app_date] => 2007-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2335
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20070273010.pdf
[firstpage_image] =>[orig_patent_app_number] => 11754456
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/754456 | Design and Method for Attaching a Die to a Leadframe in a Semiconductor Device | May 28, 2007 | Abandoned |
Array
(
[id] => 4711233
[patent_doc_number] => 20080299759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'Method to form a via'
[patent_app_type] => utility
[patent_app_number] => 11/807745
[patent_app_country] => US
[patent_app_date] => 2007-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2990
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0299/20080299759.pdf
[firstpage_image] =>[orig_patent_app_number] => 11807745
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/807745 | Method to form a via | May 28, 2007 | Issued |
Array
(
[id] => 4803130
[patent_doc_number] => 20080014718
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-17
[patent_title] => 'Treatment for bonding interface stabilization'
[patent_app_type] => utility
[patent_app_number] => 11/807686
[patent_app_country] => US
[patent_app_date] => 2007-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5149
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20080014718.pdf
[firstpage_image] =>[orig_patent_app_number] => 11807686
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/807686 | Treatment for bonding interface stabilization | May 28, 2007 | Issued |
Array
(
[id] => 4778969
[patent_doc_number] => 20080286967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'METHOD FOR FABRICATING A BODY TO SUBSTRATE CONTACT OR TOPSIDE SUBSTRATE CONTACT IN SILICON-ON-INSULATOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 11/750485
[patent_app_country] => US
[patent_app_date] => 2007-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3384
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0286/20080286967.pdf
[firstpage_image] =>[orig_patent_app_number] => 11750485
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/750485 | METHOD FOR FABRICATING A BODY TO SUBSTRATE CONTACT OR TOPSIDE SUBSTRATE CONTACT IN SILICON-ON-INSULATOR DEVICES | May 17, 2007 | Abandoned |
Array
(
[id] => 159131
[patent_doc_number] => 07674637
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-09
[patent_title] => 'Monitoring cool-down stress in a flip chip process using monitor solder bump structures'
[patent_app_type] => utility
[patent_app_number] => 11/749885
[patent_app_country] => US
[patent_app_date] => 2007-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 3168
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/674/07674637.pdf
[firstpage_image] =>[orig_patent_app_number] => 11749885
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/749885 | Monitoring cool-down stress in a flip chip process using monitor solder bump structures | May 16, 2007 | Issued |
Array
(
[id] => 4839963
[patent_doc_number] => 20080280449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-13
[patent_title] => 'SELF-ALIGNED DIELECTRIC CAP'
[patent_app_type] => utility
[patent_app_number] => 11/747105
[patent_app_country] => US
[patent_app_date] => 2007-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3620
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0280/20080280449.pdf
[firstpage_image] =>[orig_patent_app_number] => 11747105
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/747105 | Self-aligned dielectric cap | May 9, 2007 | Issued |
Array
(
[id] => 83442
[patent_doc_number] => 07741173
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-22
[patent_title] => 'Method for forming a metal oxide film'
[patent_app_type] => utility
[patent_app_number] => 11/746185
[patent_app_country] => US
[patent_app_date] => 2007-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4463
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/741/07741173.pdf
[firstpage_image] =>[orig_patent_app_number] => 11746185
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/746185 | Method for forming a metal oxide film | May 8, 2007 | Issued |
Array
(
[id] => 4922090
[patent_doc_number] => 20080070405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-20
[patent_title] => 'Methods of forming metal wiring layers for semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 11/800996
[patent_app_country] => US
[patent_app_date] => 2007-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4840
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0070/20080070405.pdf
[firstpage_image] =>[orig_patent_app_number] => 11800996
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/800996 | Methods of forming metal wiring layers for semiconductor devices | May 7, 2007 | Abandoned |
Array
(
[id] => 4557921
[patent_doc_number] => 07838391
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-23
[patent_title] => 'Ultra thin bumped wafer with under-film'
[patent_app_type] => utility
[patent_app_number] => 11/745045
[patent_app_country] => US
[patent_app_date] => 2007-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 3546
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/838/07838391.pdf
[firstpage_image] =>[orig_patent_app_number] => 11745045
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/745045 | Ultra thin bumped wafer with under-film | May 6, 2007 | Issued |
Array
(
[id] => 4883902
[patent_doc_number] => 20080258234
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-23
[patent_title] => 'SEMICONDUCTOR STRUCTURE FOR LOW PARASITIC GATE CAPACITANCE'
[patent_app_type] => utility
[patent_app_number] => 11/738666
[patent_app_country] => US
[patent_app_date] => 2007-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7705
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20080258234.pdf
[firstpage_image] =>[orig_patent_app_number] => 11738666
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/738666 | Semiconductor structure for low parasitic gate capacitance | Apr 22, 2007 | Issued |
Array
(
[id] => 102077
[patent_doc_number] => 07727870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-01
[patent_title] => 'Method of making a semiconductor device using a stressor'
[patent_app_type] => utility
[patent_app_number] => 11/737496
[patent_app_country] => US
[patent_app_date] => 2007-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 3770
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/727/07727870.pdf
[firstpage_image] =>[orig_patent_app_number] => 11737496
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/737496 | Method of making a semiconductor device using a stressor | Apr 18, 2007 | Issued |
Array
(
[id] => 8293286
[patent_doc_number] => 08221067
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-17
[patent_title] => 'Compact multiphase pump'
[patent_app_type] => utility
[patent_app_number] => 12/297503
[patent_app_country] => US
[patent_app_date] => 2007-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3196
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12297503
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/297503 | Compact multiphase pump | Apr 16, 2007 | Issued |
Array
(
[id] => 4745770
[patent_doc_number] => 20080090372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-17
[patent_title] => 'Method of manufacturing coil'
[patent_app_type] => utility
[patent_app_number] => 11/785146
[patent_app_country] => US
[patent_app_date] => 2007-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1895
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20080090372.pdf
[firstpage_image] =>[orig_patent_app_number] => 11785146
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/785146 | Method of manufacturing coil | Apr 15, 2007 | Abandoned |