
Nga Doan
Examiner (ID: 19180, Phone: (571)270-5356 , Office: P/2817 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2817, 2813, 4172 |
| Total Applications | 427 |
| Issued Applications | 310 |
| Pending Applications | 0 |
| Abandoned Applications | 119 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9716932
[patent_doc_number] => 20140252630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'Self-Aligned Pitch Split For Unidirectional Metal Wiring'
[patent_app_type] => utility
[patent_app_number] => 13/793859
[patent_app_country] => US
[patent_app_date] => 2013-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4076
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13793859
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/793859 | Self-aligned pitch split for unidirectional metal wiring | Mar 10, 2013 | Issued |
Array
(
[id] => 9716731
[patent_doc_number] => 20140252429
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'CONTACT GEOMETRY HAVING A GATE SILICON LENGTH DECOUPLED FROM A TRANSISTOR LENGTH'
[patent_app_type] => utility
[patent_app_number] => 13/792730
[patent_app_country] => US
[patent_app_date] => 2013-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8597
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13792730
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/792730 | Contact geometry having a gate silicon length decoupled from a transistor length | Mar 10, 2013 | Issued |
Array
(
[id] => 9038335
[patent_doc_number] => 20130240973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-19
[patent_title] => 'NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/792799
[patent_app_country] => US
[patent_app_date] => 2013-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 6177
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13792799
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/792799 | NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Mar 10, 2013 | Abandoned |
Array
(
[id] => 10125506
[patent_doc_number] => 09159875
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-13
[patent_title] => 'Nitride semiconductor light emitting device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/783480
[patent_app_country] => US
[patent_app_date] => 2013-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 3856
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13783480
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/783480 | Nitride semiconductor light emitting device and manufacturing method thereof | Mar 3, 2013 | Issued |
Array
(
[id] => 9266639
[patent_doc_number] => 20140021555
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-23
[patent_title] => 'MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/780140
[patent_app_country] => US
[patent_app_date] => 2013-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3600
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13780140
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/780140 | MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE | Feb 27, 2013 | Abandoned |
Array
(
[id] => 10563706
[patent_doc_number] => 09287388
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-15
[patent_title] => 'Nonvolatile semiconductor memory device and method for manufacturing same'
[patent_app_type] => utility
[patent_app_number] => 13/780150
[patent_app_country] => US
[patent_app_date] => 2013-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 28
[patent_no_of_words] => 14823
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13780150
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/780150 | Nonvolatile semiconductor memory device and method for manufacturing same | Feb 27, 2013 | Issued |
Array
(
[id] => 9389795
[patent_doc_number] => 08686395
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-01
[patent_title] => 'Bond type flip-chip light-emitting structure and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/775539
[patent_app_country] => US
[patent_app_date] => 2013-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 3208
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13775539
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/775539 | Bond type flip-chip light-emitting structure and method of manufacturing the same | Feb 24, 2013 | Issued |
Array
(
[id] => 10638607
[patent_doc_number] => 09356119
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-31
[patent_title] => 'MOSFETs with reduced contact resistance'
[patent_app_type] => utility
[patent_app_number] => 13/770545
[patent_app_country] => US
[patent_app_date] => 2013-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6665
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13770545
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/770545 | MOSFETs with reduced contact resistance | Feb 18, 2013 | Issued |
Array
(
[id] => 8884272
[patent_doc_number] => 20130157457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'INTERCONNECTS FOR STACKED NON-VOLATILE MEMORY DEVICE AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/764698
[patent_app_country] => US
[patent_app_date] => 2013-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5214
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13764698
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/764698 | Interconnects for stacked non-volatile memory device and method | Feb 10, 2013 | Issued |
Array
(
[id] => 9000279
[patent_doc_number] => 20130221402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'INSULATED GATE BIPOLAR TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 13/762240
[patent_app_country] => US
[patent_app_date] => 2013-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 13298
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13762240
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/762240 | INSULATED GATE BIPOLAR TRANSISTOR | Feb 6, 2013 | Abandoned |
Array
(
[id] => 8866131
[patent_doc_number] => 20130149834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-13
[patent_title] => 'Methods Of Forming Memory Cells, And Methods Of Patterning Chalcogenide-Containing Stacks'
[patent_app_type] => utility
[patent_app_number] => 13/761609
[patent_app_country] => US
[patent_app_date] => 2013-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3210
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13761609
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/761609 | Methods of forming memory cells, and methods of patterning chalcogenide-containing stacks | Feb 6, 2013 | Issued |
Array
(
[id] => 8853684
[patent_doc_number] => 20130143359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'SEMICONDUCTOR DEVICE AND A MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/748928
[patent_app_country] => US
[patent_app_date] => 2013-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 15338
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13748928
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/748928 | SEMICONDUCTOR DEVICE AND A MANUFACTURING METHOD OF THE SAME | Jan 23, 2013 | Abandoned |
Array
(
[id] => 9613592
[patent_doc_number] => 20140203449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-24
[patent_title] => 'INTEGRATED CIRCUITS AND METHODS OF FORMING THE SAME WITH METAL LAYER CONNECTION TO THROUGH-SEMICONDUCTOR VIA'
[patent_app_type] => utility
[patent_app_number] => 13/748159
[patent_app_country] => US
[patent_app_date] => 2013-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7362
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13748159
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/748159 | Integrated circuits and methods of forming the same with metal layer connection to through-semiconductor via | Jan 22, 2013 | Issued |
Array
(
[id] => 8826533
[patent_doc_number] => 20130127578
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'METHOD FOR FABRICATING A THREE-DIMENSIONAL INDUCTOR CARRIER WITH METAL CORE AND STRUCTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/739210
[patent_app_country] => US
[patent_app_date] => 2013-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 4391
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13739210
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/739210 | Method for fabricating a three-dimensional inductor carrier with metal core and structure thereof | Jan 10, 2013 | Issued |
Array
(
[id] => 10118794
[patent_doc_number] => 09153684
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-06
[patent_title] => 'Semiconductor fuses in a semiconductor device comprising metal gates'
[patent_app_type] => utility
[patent_app_number] => 13/732859
[patent_app_country] => US
[patent_app_date] => 2013-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 8652
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13732859
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/732859 | Semiconductor fuses in a semiconductor device comprising metal gates | Jan 1, 2013 | Issued |
Array
(
[id] => 8901350
[patent_doc_number] => 20130168853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-04
[patent_title] => 'PACKAGE SUBSTRATE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/729560
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2136
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13729560
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/729560 | PACKAGE SUBSTRATE AND METHOD OF FABRICATING THE SAME | Dec 27, 2012 | Abandoned |
Array
(
[id] => 9460427
[patent_doc_number] => 20140124852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-08
[patent_title] => 'SEMICONDUCTOR DEVICE WITH REDUCED MILLER CAPACITANCE AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/719190
[patent_app_country] => US
[patent_app_date] => 2012-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 1944
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13719190
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/719190 | SEMICONDUCTOR DEVICE WITH REDUCED MILLER CAPACITANCE AND FABRICATION METHOD THEREOF | Dec 17, 2012 | Abandoned |
Array
(
[id] => 8913947
[patent_doc_number] => 20130175572
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-11
[patent_title] => 'LIGHT-EMITTING DIODE CHIP'
[patent_app_type] => utility
[patent_app_number] => 13/715120
[patent_app_country] => US
[patent_app_date] => 2012-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2544
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13715120
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/715120 | Light-emitting diode chip | Dec 13, 2012 | Issued |
Array
(
[id] => 8880913
[patent_doc_number] => 20130154097
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/712427
[patent_app_country] => US
[patent_app_date] => 2012-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3046
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13712427
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/712427 | SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD OF THE SAME | Dec 11, 2012 | Abandoned |
Array
(
[id] => 9334997
[patent_doc_number] => 20140061779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'SEMICONDUCTOR DEVICE COMPRISING BURIED GATE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/711389
[patent_app_country] => US
[patent_app_date] => 2012-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3801
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13711389
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/711389 | SEMICONDUCTOR DEVICE COMPRISING BURIED GATE AND METHOD FOR FABRICATING THE SAME | Dec 10, 2012 | Abandoned |