
Ngan V Ngo
Examiner (ID: 11342, Phone: (571)272-1711 , Office: P/2819 )
| Most Active Art Unit | 2503 |
| Art Unit(s) | 2893, 2814, 2818, 2819, 2503, 2811 |
| Total Applications | 3475 |
| Issued Applications | 2898 |
| Pending Applications | 46 |
| Abandoned Applications | 536 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10703313
[patent_doc_number] => 20160049461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-18
[patent_title] => 'METAL-INSULATOR-METAL (MIM) CAPACITOR'
[patent_app_type] => utility
[patent_app_number] => 14/925205
[patent_app_country] => US
[patent_app_date] => 2015-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2366
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14925205
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/925205 | Metal-insulator-metal (MIM) capacitor | Oct 27, 2015 | Issued |
Array
(
[id] => 10645409
[patent_doc_number] => 09362284
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-07
[patent_title] => 'Threshold voltage control for mixed-type non-planar semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 14/924486
[patent_app_country] => US
[patent_app_date] => 2015-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 4613
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14924486
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/924486 | Threshold voltage control for mixed-type non-planar semiconductor devices | Oct 26, 2015 | Issued |
Array
(
[id] => 10495350
[patent_doc_number] => 20150380372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'SEMICONDUCTOR DEVICE INCLUDING A PROTECTIVE FILM'
[patent_app_type] => utility
[patent_app_number] => 14/844685
[patent_app_country] => US
[patent_app_date] => 2015-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3450
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14844685
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/844685 | Semiconductor device including a protective film | Sep 2, 2015 | Issued |
Array
(
[id] => 10495404
[patent_doc_number] => 20150380426
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/844904
[patent_app_country] => US
[patent_app_date] => 2015-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6332
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14844904
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/844904 | Method of manufacturing a semiconductor device having a stacked structure | Sep 2, 2015 | Issued |
Array
(
[id] => 10495248
[patent_doc_number] => 20150380270
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'METHOD OF FORMING CONTACT STRUCTURE OF GATE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/840099
[patent_app_country] => US
[patent_app_date] => 2015-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3674
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14840099
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/840099 | Method of forming contact structure of gate structure | Aug 30, 2015 | Issued |
Array
(
[id] => 11483330
[patent_doc_number] => 09589885
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-07
[patent_title] => 'Device having multiple-layer pins in memory MUX1 layout'
[patent_app_type] => utility
[patent_app_number] => 14/835788
[patent_app_country] => US
[patent_app_date] => 2015-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3737
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14835788
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/835788 | Device having multiple-layer pins in memory MUX1 layout | Aug 25, 2015 | Issued |
Array
(
[id] => 11286690
[patent_doc_number] => 09502550
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-22
[patent_title] => 'High electron mobility semiconductor device and method therefor'
[patent_app_type] => utility
[patent_app_number] => 14/814106
[patent_app_country] => US
[patent_app_date] => 2015-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 30
[patent_no_of_words] => 11030
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14814106
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/814106 | High electron mobility semiconductor device and method therefor | Jul 29, 2015 | Issued |
Array
(
[id] => 11321694
[patent_doc_number] => 09520443
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-13
[patent_title] => 'Systems and methods for implementing magnetoelectric junctions'
[patent_app_type] => utility
[patent_app_number] => 14/811805
[patent_app_country] => US
[patent_app_date] => 2015-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 27
[patent_no_of_words] => 15653
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14811805
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/811805 | Systems and methods for implementing magnetoelectric junctions | Jul 27, 2015 | Issued |
Array
(
[id] => 11797015
[patent_doc_number] => 09406871
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-02
[patent_title] => 'Magnetoresistive element and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/807267
[patent_app_country] => US
[patent_app_date] => 2015-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 3128
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14807267
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/807267 | Magnetoresistive element and method of manufacturing the same | Jul 22, 2015 | Issued |
Array
(
[id] => 11959655
[patent_doc_number] => 20170263807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'METHOD FOR MANUFACTURING NITRIDE SEMICONDUCTOR TEMPLATE'
[patent_app_type] => utility
[patent_app_number] => 15/511909
[patent_app_country] => US
[patent_app_date] => 2015-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10701
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15511909
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/511909 | Method for manufacturing nitride semiconductor template | Jul 7, 2015 | Issued |
Array
(
[id] => 10410161
[patent_doc_number] => 20150295170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-15
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/748494
[patent_app_country] => US
[patent_app_date] => 2015-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5481
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14748494
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/748494 | NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Jun 23, 2015 | Abandoned |
Array
(
[id] => 10402706
[patent_doc_number] => 20150287715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-08
[patent_title] => 'SWITCHING ELEMENT AND A DIODE BEING CONNECTED TO A POWER SOURCE AND AN INDUCTIVE LOAD'
[patent_app_type] => utility
[patent_app_number] => 14/743533
[patent_app_country] => US
[patent_app_date] => 2015-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5599
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14743533
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/743533 | SWITCHING ELEMENT AND A DIODE BEING CONNECTED TO A POWER SOURCE AND AN INDUCTIVE LOAD | Jun 17, 2015 | Abandoned |
Array
(
[id] => 10426446
[patent_doc_number] => 20150311457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-29
[patent_title] => 'FORMING PN JUNCTION CONTACTS BY DIFFERENT DIELECTRICS'
[patent_app_type] => utility
[patent_app_number] => 14/742032
[patent_app_country] => US
[patent_app_date] => 2015-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2892
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14742032
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/742032 | Forming pn junction contacts by different dielectrics | Jun 16, 2015 | Issued |
Array
(
[id] => 10394932
[patent_doc_number] => 20150279939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/737060
[patent_app_country] => US
[patent_app_date] => 2015-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5415
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14737060
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/737060 | Vertically-conducting trench MOSFET | Jun 10, 2015 | Issued |
Array
(
[id] => 10479492
[patent_doc_number] => 20150364510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-17
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/734155
[patent_app_country] => US
[patent_app_date] => 2015-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3688
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14734155
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/734155 | Method of manufacturing semiconductor device and structure with trenches in passivation film | Jun 8, 2015 | Issued |
Array
(
[id] => 11079300
[patent_doc_number] => 20160276264
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-22
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/730640
[patent_app_country] => US
[patent_app_date] => 2015-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 4926
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14730640
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/730640 | Semiconductor memory device with conductive columnar body | Jun 3, 2015 | Issued |
Array
(
[id] => 11760439
[patent_doc_number] => 20170207308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-20
[patent_title] => 'LAYERED SEMICONDUCTOR, METHOD FOR PRODUCING THE SAME, AND METHOD FOR PRODUCING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/315523
[patent_app_country] => US
[patent_app_date] => 2015-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5443
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15315523
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/315523 | Layered semiconductor having base layer including GaN substrate | Jun 1, 2015 | Issued |
Array
(
[id] => 10463788
[patent_doc_number] => 20150348803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-03
[patent_title] => 'DIRECT/LAMINATE HYBRID ENCAPSULATION AND METHOD OF HYBRID ENCAPSULATION'
[patent_app_type] => utility
[patent_app_number] => 14/723366
[patent_app_country] => US
[patent_app_date] => 2015-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5640
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14723366
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/723366 | Direct/laminate hybrid encapsulation and method of hybrid encapsulation | May 26, 2015 | Issued |
Array
(
[id] => 12102258
[patent_doc_number] => 09859358
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-02
[patent_title] => 'On-die capacitor (ODC) structure'
[patent_app_type] => utility
[patent_app_number] => 14/722000
[patent_app_country] => US
[patent_app_date] => 2015-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4431
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14722000
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/722000 | On-die capacitor (ODC) structure | May 25, 2015 | Issued |
Array
(
[id] => 10753149
[patent_doc_number] => 20160099301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-07
[patent_title] => 'Structure of integrated inductor'
[patent_app_type] => utility
[patent_app_number] => 14/720301
[patent_app_country] => US
[patent_app_date] => 2015-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6705
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14720301
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/720301 | Structure of integrated inductor | May 21, 2015 | Issued |