
Ngan V Ngo
Examiner (ID: 11342, Phone: (571)272-1711 , Office: P/2819 )
| Most Active Art Unit | 2503 |
| Art Unit(s) | 2893, 2814, 2818, 2819, 2503, 2811 |
| Total Applications | 3475 |
| Issued Applications | 2898 |
| Pending Applications | 46 |
| Abandoned Applications | 536 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9996499
[patent_doc_number] => 09041101
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Power semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/202912
[patent_app_country] => US
[patent_app_date] => 2014-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6960
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14202912
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/202912 | Power semiconductor device | Mar 9, 2014 | Issued |
Array
(
[id] => 9557838
[patent_doc_number] => 20140175550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-26
[patent_title] => 'DEVICE STRUCTURES COMPATIBLE WITH FIN-TYPE FIELD-EFFECT TRANSISTOR TECHNOLOGIES'
[patent_app_type] => utility
[patent_app_number] => 14/191626
[patent_app_country] => US
[patent_app_date] => 2014-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7011
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14191626
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/191626 | Device structures compatible with fin-type field-effect transistor technologies | Feb 26, 2014 | Issued |
Array
(
[id] => 9923379
[patent_doc_number] => 08981347
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-17
[patent_title] => 'Memory cell that includes a sidewall collar for pillar isolation and methods of forming the same'
[patent_app_type] => utility
[patent_app_number] => 14/182264
[patent_app_country] => US
[patent_app_date] => 2014-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 8327
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14182264
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/182264 | Memory cell that includes a sidewall collar for pillar isolation and methods of forming the same | Feb 16, 2014 | Issued |
Array
(
[id] => 11796806
[patent_doc_number] => 09406654
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-02
[patent_title] => 'Package for high-power LED devices'
[patent_app_type] => utility
[patent_app_number] => 14/165372
[patent_app_country] => US
[patent_app_date] => 2014-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4782
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14165372
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/165372 | Package for high-power LED devices | Jan 26, 2014 | Issued |
Array
(
[id] => 10329231
[patent_doc_number] => 20150214235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-30
[patent_title] => 'NON-VOLATILE STORAGE ELEMENT WITH SUSPENDED CHARGE STORAGE REGION'
[patent_app_type] => utility
[patent_app_number] => 14/163168
[patent_app_country] => US
[patent_app_date] => 2014-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 10085
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14163168
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/163168 | Non-volatile storage element with suspended charge storage region | Jan 23, 2014 | Issued |
Array
(
[id] => 10321868
[patent_doc_number] => 20150206872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-23
[patent_title] => 'METHOD OF FORMING CONTACT STRUCTURE OF GATE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/157576
[patent_app_country] => US
[patent_app_date] => 2014-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3631
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14157576
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/157576 | Method of forming contact structure of gate structure | Jan 16, 2014 | Issued |
Array
(
[id] => 10321858
[patent_doc_number] => 20150206862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-23
[patent_title] => 'PACKAGE ON PACKAGE ARRANGEMENT AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/157817
[patent_app_country] => US
[patent_app_date] => 2014-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2521
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14157817
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/157817 | Package on package arrangement and method | Jan 16, 2014 | Issued |
Array
(
[id] => 9965360
[patent_doc_number] => 09012977
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-21
[patent_title] => 'Semiconductor memory devices having selection transistors with nonuniform threshold voltage characteristics'
[patent_app_type] => utility
[patent_app_number] => 14/154834
[patent_app_country] => US
[patent_app_date] => 2014-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 29
[patent_no_of_words] => 14117
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14154834
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/154834 | Semiconductor memory devices having selection transistors with nonuniform threshold voltage characteristics | Jan 13, 2014 | Issued |
Array
(
[id] => 9446184
[patent_doc_number] => 20140117352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-01
[patent_title] => 'THIN FILM TRANSISTOR, METHOD FOR MANUFACTURING THE SAME, AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/148307
[patent_app_country] => US
[patent_app_date] => 2014-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 12238
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14148307
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/148307 | Thin film transistor, method for manufacturing the same, and semiconductor device | Jan 5, 2014 | Issued |
Array
(
[id] => 9951644
[patent_doc_number] => 09000435
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-04-07
[patent_title] => 'Display device and testing line repairing method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/234419
[patent_app_country] => US
[patent_app_date] => 2013-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4889
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14234419
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/234419 | Display device and testing line repairing method thereof | Dec 29, 2013 | Issued |
Array
(
[id] => 10028726
[patent_doc_number] => 09070634
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-06-30
[patent_title] => 'Semiconductor device comprising a surface portion implanted with nitrogen and fluorine'
[patent_app_type] => utility
[patent_app_number] => 14/141391
[patent_app_country] => US
[patent_app_date] => 2013-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2515
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14141391
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/141391 | Semiconductor device comprising a surface portion implanted with nitrogen and fluorine | Dec 25, 2013 | Issued |
Array
(
[id] => 10047429
[patent_doc_number] => 09087835
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-21
[patent_title] => 'Structures embedded within core material and methods of manufacturing thereof'
[patent_app_type] => utility
[patent_app_number] => 14/140149
[patent_app_country] => US
[patent_app_date] => 2013-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 6770
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14140149
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/140149 | Structures embedded within core material and methods of manufacturing thereof | Dec 23, 2013 | Issued |
Array
(
[id] => 11187484
[patent_doc_number] => 09418893
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-16
[patent_title] => 'Organic electroluminescent device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 14/139368
[patent_app_country] => US
[patent_app_date] => 2013-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 49
[patent_no_of_words] => 14815
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14139368
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/139368 | Organic electroluminescent device and method for fabricating the same | Dec 22, 2013 | Issued |
Array
(
[id] => 9432807
[patent_doc_number] => 20140110713
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-24
[patent_title] => 'ELECTRONIC DEVICE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/138968
[patent_app_country] => US
[patent_app_date] => 2013-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2639
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14138968
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/138968 | Method of fabricating an electronic device comprising photodiode | Dec 22, 2013 | Issued |
Array
(
[id] => 10570211
[patent_doc_number] => 09293390
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-22
[patent_title] => 'Heat radiation structure for semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/437265
[patent_app_country] => US
[patent_app_date] => 2013-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4451
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14437265
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/437265 | Heat radiation structure for semiconductor device | Dec 19, 2013 | Issued |
Array
(
[id] => 10003854
[patent_doc_number] => 09047952
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-02
[patent_title] => 'Nonvolatile memory devices and methods forming the same'
[patent_app_type] => utility
[patent_app_number] => 14/135049
[patent_app_country] => US
[patent_app_date] => 2013-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 12464
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14135049
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/135049 | Nonvolatile memory devices and methods forming the same | Dec 18, 2013 | Issued |
Array
(
[id] => 9418803
[patent_doc_number] => 20140103453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-17
[patent_title] => 'Control Fin Heights in FinFET Structures'
[patent_app_type] => utility
[patent_app_number] => 14/132299
[patent_app_country] => US
[patent_app_date] => 2013-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 2439
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14132299
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/132299 | Control fin heights in FinFET structures | Dec 17, 2013 | Issued |
Array
(
[id] => 11214718
[patent_doc_number] => 09443758
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-13
[patent_title] => 'Connecting techniques for stacked CMOS devices'
[patent_app_type] => utility
[patent_app_number] => 14/102548
[patent_app_country] => US
[patent_app_date] => 2013-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3200
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14102548
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/102548 | Connecting techniques for stacked CMOS devices | Dec 10, 2013 | Issued |
Array
(
[id] => 10277276
[patent_doc_number] => 20150162273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'DEVICE HAVING MULTIPLE-LAYER PINS IN MEMORY MUX1 LAYOUT'
[patent_app_type] => utility
[patent_app_number] => 14/102623
[patent_app_country] => US
[patent_app_date] => 2013-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3617
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14102623
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/102623 | Device having multiple-layer pins in memory MUX1 layout | Dec 10, 2013 | Issued |
Array
(
[id] => 10028670
[patent_doc_number] => 09070577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-30
[patent_title] => 'Semiconductor device having fin structure in peripheral region and method for forming the same'
[patent_app_type] => utility
[patent_app_number] => 14/097008
[patent_app_country] => US
[patent_app_date] => 2013-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 6354
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14097008
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/097008 | Semiconductor device having fin structure in peripheral region and method for forming the same | Dec 3, 2013 | Issued |