
Ngan V. Ngo
Examiner (ID: 772, Phone: (571)272-1711 , Office: P/2819 )
| Most Active Art Unit | 2503 |
| Art Unit(s) | 2819, 2818, 2814, 2811, 2893, 2503 |
| Total Applications | 3475 |
| Issued Applications | 2900 |
| Pending Applications | 46 |
| Abandoned Applications | 536 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14252927
[patent_doc_number] => 10276672
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-30
[patent_title] => Vertical semiconductor device having a trench gate a base contact region
[patent_app_type] => utility
[patent_app_number] => 15/825896
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 5078
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 355
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15825896
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/825896 | Vertical semiconductor device having a trench gate a base contact region | Nov 28, 2017 | Issued |
Array
(
[id] => 15760837
[patent_doc_number] => 10622551
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-14
[patent_title] => Manufacturing techniques and devices for magnetic tunnel junction devices
[patent_app_type] => utility
[patent_app_number] => 15/825972
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 5739
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15825972
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/825972 | Manufacturing techniques and devices for magnetic tunnel junction devices | Nov 28, 2017 | Issued |
Array
(
[id] => 13201759
[patent_doc_number] => 10115800
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-10-30
[patent_title] => Vertical fin bipolar junction transistor with high germanium content silicon germanium base
[patent_app_type] => utility
[patent_app_number] => 15/826001
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 27
[patent_no_of_words] => 10648
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15826001
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/826001 | Vertical fin bipolar junction transistor with high germanium content silicon germanium base | Nov 28, 2017 | Issued |
Array
(
[id] => 15375931
[patent_doc_number] => 10529693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => 3D stacked dies with disparate interconnect footprints
[patent_app_type] => utility
[patent_app_number] => 15/826054
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 5150
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15826054
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/826054 | 3D stacked dies with disparate interconnect footprints | Nov 28, 2017 | Issued |
Array
(
[id] => 13862131
[patent_doc_number] => 10192790
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-29
[patent_title] => SRAM devices and fabrication methods thereof
[patent_app_type] => utility
[patent_app_number] => 15/826043
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 9062
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15826043
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/826043 | SRAM devices and fabrication methods thereof | Nov 28, 2017 | Issued |
Array
(
[id] => 13921899
[patent_doc_number] => 10205075
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-12
[patent_title] => Semiconductor light emitting device including cap structure and method of making same
[patent_app_type] => utility
[patent_app_number] => 15/826048
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 3296
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15826048
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/826048 | Semiconductor light emitting device including cap structure and method of making same | Nov 28, 2017 | Issued |
Array
(
[id] => 13214773
[patent_doc_number] => 10121762
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-06
[patent_title] => Wafer bonding structure and wafer bonding method
[patent_app_type] => utility
[patent_app_number] => 15/825872
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 5561
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15825872
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/825872 | Wafer bonding structure and wafer bonding method | Nov 28, 2017 | Issued |
Array
(
[id] => 12800071
[patent_doc_number] => 20180158526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => INTEGRATED CIRCUIT DEVICES AND METHODS OF MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 15/826031
[patent_app_country] => US
[patent_app_date] => 2017-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13316
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15826031
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/826031 | Integrated circuit devices including separate memory cells on separate regions of individual substrate | Nov 28, 2017 | Issued |
Array
(
[id] => 12263895
[patent_doc_number] => 20180083091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'ON-DIE CAPACITOR (ODC) STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/824785
[patent_app_country] => US
[patent_app_date] => 2017-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4483
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15824785
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/824785 | ON-DIE CAPACITOR (ODC) STRUCTURE | Nov 27, 2017 | Abandoned |
Array
(
[id] => 12240955
[patent_doc_number] => 20180073818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'ADJUSTABLE HEAT SINK FIN SPACING'
[patent_app_type] => utility
[patent_app_number] => 15/814912
[patent_app_country] => US
[patent_app_date] => 2017-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11788
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15814912
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/814912 | Adjustable heat sink fin spacing | Nov 15, 2017 | Issued |
Array
(
[id] => 14203701
[patent_doc_number] => 10268968
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-23
[patent_title] => Josephson junctions for improved qubits
[patent_app_type] => utility
[patent_app_number] => 15/813441
[patent_app_country] => US
[patent_app_date] => 2017-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 6049
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15813441
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/813441 | Josephson junctions for improved qubits | Nov 14, 2017 | Issued |
Array
(
[id] => 13141839
[patent_doc_number] => 10088244
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-02
[patent_title] => Adjustable heat sink fin spacing
[patent_app_type] => utility
[patent_app_number] => 15/800095
[patent_app_country] => US
[patent_app_date] => 2017-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 11232
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15800095
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/800095 | Adjustable heat sink fin spacing | Oct 31, 2017 | Issued |
Array
(
[id] => 12236146
[patent_doc_number] => 20180069008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'MEMORY DEVICE COMPRISING ELECTRICALLY FLOATING BODY TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 15/797461
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 12953
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15797461
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/797461 | Memory device comprising electrically floating body transistor | Oct 29, 2017 | Issued |
Array
(
[id] => 12188948
[patent_doc_number] => 20180047884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => 'LIGHT EMITTING DEVICE PACKAGE, BACKLIGHT UNIT, ILLUMINATION APPARATUS, AND METHOD OF MANUFACTURING LIGHT EMITTING DEVICE PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 15/792523
[patent_app_country] => US
[patent_app_date] => 2017-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 10435
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15792523
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/792523 | Light emitting device package, backlight unit, illumination apparatus, and method of manufacturing light emitting device package | Oct 23, 2017 | Issued |
Array
(
[id] => 14889193
[patent_doc_number] => 10424647
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-24
[patent_title] => Transistors having gates with a lift-up region
[patent_app_type] => utility
[patent_app_number] => 15/788216
[patent_app_country] => US
[patent_app_date] => 2017-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4402
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15788216
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/788216 | Transistors having gates with a lift-up region | Oct 18, 2017 | Issued |
Array
(
[id] => 12716746
[patent_doc_number] => 20180130748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/788148
[patent_app_country] => US
[patent_app_date] => 2017-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4198
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15788148
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/788148 | Semiconductor device having a plurality of semiconductor modules connected by a connection component | Oct 18, 2017 | Issued |
Array
(
[id] => 12717070
[patent_doc_number] => 20180130856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/788288
[patent_app_country] => US
[patent_app_date] => 2017-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15788288
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/788288 | Display device | Oct 18, 2017 | Issued |
Array
(
[id] => 12141298
[patent_doc_number] => 20180019381
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-18
[patent_title] => 'SEMICONDUCTOR LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/716452
[patent_app_country] => US
[patent_app_date] => 2017-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11656
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15716452
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/716452 | Semiconductor light emitting device | Sep 25, 2017 | Issued |
Array
(
[id] => 12129450
[patent_doc_number] => 20180013037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'SEMICONDUCTOR LIGHT-EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/699658
[patent_app_country] => US
[patent_app_date] => 2017-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4901
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15699658
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/699658 | Semiconductor light-emitting device | Sep 7, 2017 | Issued |
Array
(
[id] => 13085077
[patent_doc_number] => 10062611
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-28
[patent_title] => Encapsulated semiconductor package and method of manufacturing thereof
[patent_app_type] => utility
[patent_app_number] => 15/683328
[patent_app_country] => US
[patent_app_date] => 2017-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 4406
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15683328
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/683328 | Encapsulated semiconductor package and method of manufacturing thereof | Aug 21, 2017 | Issued |