
Ngan V. Ngo
Examiner (ID: 3559, Phone: (571)272-1711 , Office: P/2819 )
| Most Active Art Unit | 2503 |
| Art Unit(s) | 2818, 2893, 2503, 2811, 2814, 2819 |
| Total Applications | 3475 |
| Issued Applications | 2900 |
| Pending Applications | 46 |
| Abandoned Applications | 536 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1159710
[patent_doc_number] => 06762484
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-07-13
[patent_title] => 'Thermoelectric element'
[patent_app_type] => B2
[patent_app_number] => 10/280065
[patent_app_country] => US
[patent_app_date] => 2002-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 3616
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/762/06762484.pdf
[firstpage_image] =>[orig_patent_app_number] => 10280065
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/280065 | Thermoelectric element | Oct 24, 2002 | Issued |
Array
(
[id] => 6867642
[patent_doc_number] => 20030080331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-01
[patent_title] => '3-5 Group compound semiconductor and semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/278979
[patent_app_country] => US
[patent_app_date] => 2002-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5731
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0080/20030080331.pdf
[firstpage_image] =>[orig_patent_app_number] => 10278979
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/278979 | 3-5 Group compound semiconductor and semiconductor device | Oct 23, 2002 | Abandoned |
Array
(
[id] => 779528
[patent_doc_number] => 06995396
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-07
[patent_title] => 'Semiconductor substrate, semiconductor device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 10/279119
[patent_app_country] => US
[patent_app_date] => 2002-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 38
[patent_no_of_words] => 23923
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/995/06995396.pdf
[firstpage_image] =>[orig_patent_app_number] => 10279119
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/279119 | Semiconductor substrate, semiconductor device and method for fabricating the same | Oct 23, 2002 | Issued |
Array
(
[id] => 1284439
[patent_doc_number] => 06642580
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-04
[patent_title] => 'Thin film transistor array substrate and manufacturing method thereof'
[patent_app_type] => B1
[patent_app_number] => 10/274879
[patent_app_country] => US
[patent_app_date] => 2002-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 29
[patent_no_of_words] => 7140
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/642/06642580.pdf
[firstpage_image] =>[orig_patent_app_number] => 10274879
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/274879 | Thin film transistor array substrate and manufacturing method thereof | Oct 21, 2002 | Issued |
Array
(
[id] => 1306076
[patent_doc_number] => 06621138
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-09-16
[patent_title] => 'Zener-like trim device in polysilicon'
[patent_app_type] => B1
[patent_app_number] => 10/277638
[patent_app_country] => US
[patent_app_date] => 2002-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5648
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/621/06621138.pdf
[firstpage_image] =>[orig_patent_app_number] => 10277638
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/277638 | Zener-like trim device in polysilicon | Oct 20, 2002 | Issued |
Array
(
[id] => 6748021
[patent_doc_number] => 20030042541
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-06
[patent_title] => 'Method of making a high-voltage transistor with buried conduction regions'
[patent_app_type] => new
[patent_app_number] => 10/277849
[patent_app_country] => US
[patent_app_date] => 2002-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7590
[patent_no_of_claims] => 102
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0042/20030042541.pdf
[firstpage_image] =>[orig_patent_app_number] => 10277849
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/277849 | Method of making a high-voltage transistor with buried conduction regions | Oct 20, 2002 | Issued |
Array
(
[id] => 1217977
[patent_doc_number] => 06707106
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-16
[patent_title] => 'Semiconductor device with tensile strain silicon introduced by compressive material in a buried oxide layer'
[patent_app_type] => B1
[patent_app_number] => 10/272979
[patent_app_country] => US
[patent_app_date] => 2002-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 3055
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/707/06707106.pdf
[firstpage_image] =>[orig_patent_app_number] => 10272979
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/272979 | Semiconductor device with tensile strain silicon introduced by compressive material in a buried oxide layer | Oct 17, 2002 | Issued |
Array
(
[id] => 1276678
[patent_doc_number] => 06649945
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-18
[patent_title] => 'Wiring layout to weaken an electric field generated between the lines exposed to a high voltage'
[patent_app_type] => B1
[patent_app_number] => 10/274438
[patent_app_country] => US
[patent_app_date] => 2002-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 6052
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/649/06649945.pdf
[firstpage_image] =>[orig_patent_app_number] => 10274438
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/274438 | Wiring layout to weaken an electric field generated between the lines exposed to a high voltage | Oct 17, 2002 | Issued |
Array
(
[id] => 1281236
[patent_doc_number] => 06646309
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-11
[patent_title] => 'Electrostatic discharge trigger'
[patent_app_type] => B1
[patent_app_number] => 10/272628
[patent_app_country] => US
[patent_app_date] => 2002-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2480
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/646/06646309.pdf
[firstpage_image] =>[orig_patent_app_number] => 10272628
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/272628 | Electrostatic discharge trigger | Oct 16, 2002 | Issued |
Array
(
[id] => 1189942
[patent_doc_number] => 06734526
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-11
[patent_title] => 'Oxidation resistant microelectronics capacitor structure with L shaped isolation spacer'
[patent_app_type] => B1
[patent_app_number] => 10/272648
[patent_app_country] => US
[patent_app_date] => 2002-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 10
[patent_no_of_words] => 3741
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/734/06734526.pdf
[firstpage_image] =>[orig_patent_app_number] => 10272648
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/272648 | Oxidation resistant microelectronics capacitor structure with L shaped isolation spacer | Oct 15, 2002 | Issued |
Array
(
[id] => 6646801
[patent_doc_number] => 20030075743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-24
[patent_title] => 'Crosstalk reduction in a crosspoint thyristor switching array using a shielded dielectric stack'
[patent_app_type] => new
[patent_app_number] => 10/270109
[patent_app_country] => US
[patent_app_date] => 2002-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 8375
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0075/20030075743.pdf
[firstpage_image] =>[orig_patent_app_number] => 10270109
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/270109 | Crosstalk reduction in a crosspoint thyristor switching array using a shielded dielectric stack | Oct 14, 2002 | Issued |
Array
(
[id] => 1214242
[patent_doc_number] => 06710409
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-23
[patent_title] => 'Inverted staggered thin film transistor with etch stop layer and method of making same'
[patent_app_type] => B1
[patent_app_number] => 10/270309
[patent_app_country] => US
[patent_app_date] => 2002-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5282
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/710/06710409.pdf
[firstpage_image] =>[orig_patent_app_number] => 10270309
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/270309 | Inverted staggered thin film transistor with etch stop layer and method of making same | Oct 14, 2002 | Issued |
Array
(
[id] => 1210868
[patent_doc_number] => 06713812
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-30
[patent_title] => 'Non-volatile memory device having an anti-punch through (APT) region'
[patent_app_type] => B1
[patent_app_number] => 10/267199
[patent_app_country] => US
[patent_app_date] => 2002-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 7362
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/713/06713812.pdf
[firstpage_image] =>[orig_patent_app_number] => 10267199
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/267199 | Non-volatile memory device having an anti-punch through (APT) region | Oct 8, 2002 | Issued |
Array
(
[id] => 944332
[patent_doc_number] => 06967386
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-22
[patent_title] => 'Magnetic memory device'
[patent_app_type] => utility
[patent_app_number] => 10/492591
[patent_app_country] => US
[patent_app_date] => 2002-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 5622
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/967/06967386.pdf
[firstpage_image] =>[orig_patent_app_number] => 10492591
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/492591 | Magnetic memory device | Oct 8, 2002 | Issued |
Array
(
[id] => 6776707
[patent_doc_number] => 20030047787
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-13
[patent_title] => 'Dynamic substrate-coupled electrostatic discharging protection circuit'
[patent_app_type] => new
[patent_app_number] => 10/266661
[patent_app_country] => US
[patent_app_date] => 2002-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4459
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20030047787.pdf
[firstpage_image] =>[orig_patent_app_number] => 10266661
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/266661 | Dynamic substrate-coupled electrostatic discharging protection circuit | Oct 7, 2002 | Issued |
Array
(
[id] => 1346995
[patent_doc_number] => 06586789
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-01
[patent_title] => 'Pixel image sensor'
[patent_app_type] => B1
[patent_app_number] => 10/266839
[patent_app_country] => US
[patent_app_date] => 2002-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 5727
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/586/06586789.pdf
[firstpage_image] =>[orig_patent_app_number] => 10266839
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/266839 | Pixel image sensor | Oct 6, 2002 | Issued |
Array
(
[id] => 1175933
[patent_doc_number] => 06750514
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-15
[patent_title] => 'Display having universal active matrix'
[patent_app_type] => B2
[patent_app_number] => 10/264908
[patent_app_country] => US
[patent_app_date] => 2002-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 4657
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/750/06750514.pdf
[firstpage_image] =>[orig_patent_app_number] => 10264908
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/264908 | Display having universal active matrix | Oct 3, 2002 | Issued |
Array
(
[id] => 408739
[patent_doc_number] => 07285808
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-10-23
[patent_title] => 'Solid-state imaging device and method for manufacturing solid-state imaging device'
[patent_app_type] => utility
[patent_app_number] => 10/491520
[patent_app_country] => US
[patent_app_date] => 2002-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 5492
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/285/07285808.pdf
[firstpage_image] =>[orig_patent_app_number] => 10491520
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/491520 | Solid-state imaging device and method for manufacturing solid-state imaging device | Oct 1, 2002 | Issued |
Array
(
[id] => 1346947
[patent_doc_number] => 06586784
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-01
[patent_title] => 'Accumulation mode clocking of a charge-coupled device'
[patent_app_type] => B1
[patent_app_number] => 10/263169
[patent_app_country] => US
[patent_app_date] => 2002-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2069
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/586/06586784.pdf
[firstpage_image] =>[orig_patent_app_number] => 10263169
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/263169 | Accumulation mode clocking of a charge-coupled device | Oct 1, 2002 | Issued |
Array
(
[id] => 1241507
[patent_doc_number] => 06683330
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-01-27
[patent_title] => 'Recessed thyristor control port'
[patent_app_type] => B1
[patent_app_number] => 10/262697
[patent_app_country] => US
[patent_app_date] => 2002-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4514
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/683/06683330.pdf
[firstpage_image] =>[orig_patent_app_number] => 10262697
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/262697 | Recessed thyristor control port | Sep 30, 2002 | Issued |