Ngoc Yen M. Nguyen

Array ( [id] => 15603229 [patent_doc_number] => RE047900 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2020-03-10 [patent_title] => Memory for programming a floating gate using an analog comparison device coupled to a tunneling device [patent_app_type] => reissue [patent_app_number] => 15/094306 [patent_app_country] => US [patent_app_date] => 2016-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3761 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15094306 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18185736 [patent_doc_number] => RE049417 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2023-02-14 [patent_title] => Information processing apparatus and cache control method [patent_app_type] => reissue [patent_app_number] => 15/073618 [patent_app_country] => US [patent_app_date] => 2016-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 34 [patent_no_of_words] => 10839 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15073618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14257551 [patent_doc_number] => RE047381 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2019-05-07 [patent_title] => Forming semiconductor cells with regions of varying conductivity [patent_app_type] => reissue [patent_app_number] => 15/055416 [patent_app_country] => US [patent_app_date] => 2016-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 50 [patent_no_of_words] => 25658 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15055416 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16196708 [patent_doc_number] => RE048127 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2020-07-28 [patent_title] => Information processing apparatus and driver [patent_app_type] => reissue [patent_app_number] => 15/009093 [patent_app_country] => US [patent_app_date] => 2016-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 10387 [patent_no_of_claims] => 100 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 333 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15009093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13048183 [patent_doc_number] => RE046994 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2018-08-14 [patent_title] => Flash memory devices having three dimensional stack structures and methods of driving same [patent_app_type] => reissue [patent_app_number] => 14/940288 [patent_app_country] => US [patent_app_date] => 2015-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 6279 [patent_no_of_claims] => 53 [patent_no_of_ind_claims] => -10 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14940288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16490445 [patent_doc_number] => RE048350 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2020-12-08 [patent_title] => Accessory device and assembly including same for providing secure detection of the accessory device using data transfer [patent_app_type] => reissue [patent_app_number] => 14/939179 [patent_app_country] => US [patent_app_date] => 2015-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 3256 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14939179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11879011 [patent_doc_number] => RE046537 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2017-09-05 [patent_title] => 'Querying an object-oriented data hierarchy using relational query languages' [patent_app_type] => reissue [patent_app_number] => 14/877992 [patent_app_country] => US [patent_app_date] => 2015-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 9326 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 395 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14877992 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13941147 [patent_doc_number] => RE047250 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2019-02-19 [patent_title] => Controllably adjusting voltage for operating an integrated circuit within specified limits [patent_app_type] => reissue [patent_app_number] => 14/861218 [patent_app_country] => US [patent_app_date] => 2015-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7801 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14861218 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15448041 [patent_doc_number] => RE047840 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2020-02-04 [patent_title] => Testing circuits in stacked wafers using a connected electrode in the first wafer [patent_app_type] => reissue [patent_app_number] => 14/820325 [patent_app_country] => US [patent_app_date] => 2015-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 10685 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14820325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12164864 [patent_doc_number] => RE046702 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2018-02-06 [patent_title] => 'Semiconductor storage device comprising magnetic tunnel junction elements and write amplifiers' [patent_app_type] => reissue [patent_app_number] => 14/794707 [patent_app_country] => US [patent_app_date] => 2015-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 12452 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => -3 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14794707 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13884077 [patent_doc_number] => RE047227 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2019-02-05 [patent_title] => Forming transistor gate structures in a semiconductor using a mask layer over an insulating layer [patent_app_type] => reissue [patent_app_number] => 14/791185 [patent_app_country] => US [patent_app_date] => 2015-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 25 [patent_no_of_words] => 11447 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14791185 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12252490 [patent_doc_number] => RE046766 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2018-03-27 [patent_title] => 'Cache pre-fetch architecture and method' [patent_app_type] => reissue [patent_app_number] => 14/788122 [patent_app_country] => US [patent_app_date] => 2015-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 10832 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14788122 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12940969 [patent_doc_number] => RE046623 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2017-12-05 [patent_title] => Programming methods for three-dimensional memory devices having multi-bit programming, and three-dimensional memory devices programmed thereby [patent_app_type] => reissue [patent_app_number] => 14/737811 [patent_app_country] => US [patent_app_date] => 2015-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 11170 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14737811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12522006 [patent_doc_number] => RE046920 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2018-06-26 [patent_title] => Semiconductor memory device with variable resistance element [patent_app_type] => reissue [patent_app_number] => 14/612000 [patent_app_country] => US [patent_app_date] => 2015-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 7102 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14612000 [rel_patent_id] =>[rel_patent_doc_number] =>)