Nguyen Tran

Array ( [id] => 6262471 [patent_doc_number] => 20100030948 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-04 [patent_title] => 'SOLID STATE STORAGE SYSTEM WITH DATA ATTRIBUTE WEAR LEVELING AND METHOD OF CONTROLLING THE SOLID STATE STORAGE SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/369278 [patent_app_country] => US [patent_app_date] => 2009-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3963 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20100030948.pdf [firstpage_image] =>[orig_patent_app_number] => 12369278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8837165 [patent_doc_number] => 08452934 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-05-28 [patent_title] => 'Controlled data access to non-volatile memory' [patent_app_type] => utility [patent_app_number] => 12/336445 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8453 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12336445 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8849239 [patent_doc_number] => 08458439 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-04 [patent_title] => 'Block driven computation using a caching policy specified in an operand data structure' [patent_app_type] => utility [patent_app_number] => 12/336350 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5200 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12336350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10854067 [patent_doc_number] => 08880776 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-11-04 [patent_title] => 'Data access at a storage device using cluster information' [patent_app_type] => utility [patent_app_number] => 12/336375 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5400 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12336375 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5504060 [patent_doc_number] => 20090164748 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-25 [patent_title] => 'EFFICIENT ADDRESS GENERATION FOR PRUNED INTERLEAVERS AND DE-INTERLEAVERS' [patent_app_type] => utility [patent_app_number] => 12/336167 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 13831 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20090164748.pdf [firstpage_image] =>[orig_patent_app_number] => 12336167 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6448546 [patent_doc_number] => 20100153683 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'Specifying an Addressing Relationship In An Operand Data Structure' [patent_app_type] => utility [patent_app_number] => 12/336342 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5207 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20100153683.pdf [firstpage_image] =>[orig_patent_app_number] => 12336342 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8438187 [patent_doc_number] => 08285971 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-09 [patent_title] => 'Block driven computation with an address generation accelerator' [patent_app_type] => utility [patent_app_number] => 12/336315 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5201 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12336315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9781242 [patent_doc_number] => 08856463 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-10-07 [patent_title] => 'System and method for high performance synchronous DRAM memory controller' [patent_app_type] => utility [patent_app_number] => 12/336125 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 8972 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12336125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6447860 [patent_doc_number] => 20100153616 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'METHODS AND SYSTEMS TO ALLOCATE ADDRESSES IN A HIGH-ENDURANCE/LOW-ENDURANCE HYBRID FLASH MEMORY' [patent_app_type] => utility [patent_app_number] => 12/336217 [patent_app_country] => US [patent_app_date] => 2008-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3728 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20100153616.pdf [firstpage_image] =>[orig_patent_app_number] => 12336217 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4961857 [patent_doc_number] => 20080276282 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-06 [patent_title] => 'METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR EFFICIENT STORAGE OF DATA' [patent_app_type] => utility [patent_app_number] => 12/172340 [patent_app_country] => US [patent_app_date] => 2008-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6338 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0276/20080276282.pdf [firstpage_image] =>[orig_patent_app_number] => 12172340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10021227 [patent_doc_number] => 09063714 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2015-06-23 [patent_title] => 'Detecting startup fault of SDRAM voltage regulator' [patent_app_type] => utility [patent_app_number] => 12/144062 [patent_app_country] => US [patent_app_date] => 2008-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 1351 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12144062 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9289264 [patent_doc_number] => 08645620 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-04 [patent_title] => 'Apparatus and method for accessing a memory device' [patent_app_type] => utility [patent_app_number] => 12/143889 [patent_app_country] => US [patent_app_date] => 2008-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7746 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12143889 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5399664 [patent_doc_number] => 20090319727 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-24 [patent_title] => 'Efficient Load Queue Snooping' [patent_app_type] => utility [patent_app_number] => 12/143985 [patent_app_country] => US [patent_app_date] => 2008-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6366 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0319/20090319727.pdf [firstpage_image] =>[orig_patent_app_number] => 12143985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4854524 [patent_doc_number] => 20080320267 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-25 [patent_title] => 'Memory Element, Data Processing System, Method for Setting Operating Parameters of a Memory and Computer Program' [patent_app_type] => utility [patent_app_number] => 12/143474 [patent_app_country] => US [patent_app_date] => 2008-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7563 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0320/20080320267.pdf [firstpage_image] =>[orig_patent_app_number] => 12143474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4854500 [patent_doc_number] => 20080320243 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-25 [patent_title] => 'MEMORY-SHARING SYSTEM DEVICE' [patent_app_type] => utility [patent_app_number] => 12/143374 [patent_app_country] => US [patent_app_date] => 2008-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7284 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0320/20080320243.pdf [firstpage_image] =>[orig_patent_app_number] => 12143374 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7529915 [patent_doc_number] => 08046521 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-25 [patent_title] => 'Computer virtualization apparatus and program and method therefor' [patent_app_type] => utility [patent_app_number] => 12/143328 [patent_app_country] => US [patent_app_date] => 2008-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 7714 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/046/08046521.pdf [firstpage_image] =>[orig_patent_app_number] => 12143328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11680345 [patent_doc_number] => 09678877 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2017-06-13 [patent_title] => 'Flash controller cache architecture' [patent_app_type] => utility [patent_app_number] => 12/138708 [patent_app_country] => US [patent_app_date] => 2008-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 18 [patent_no_of_words] => 7724 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12138708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4684044 [patent_doc_number] => 20080250270 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-09 [patent_title] => 'Memory management system and method' [patent_app_type] => utility [patent_app_number] => 12/079364 [patent_app_country] => US [patent_app_date] => 2008-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 12500 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0250/20080250270.pdf [firstpage_image] =>[orig_patent_app_number] => 12079364 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5478791 [patent_doc_number] => 20090201748 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-13 [patent_title] => 'REMOVABLE NONVOLATILE MEMORY SYSTEM WITH DESTRUCTIVE READ' [patent_app_type] => utility [patent_app_number] => 12/028965 [patent_app_country] => US [patent_app_date] => 2008-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2806 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20090201748.pdf [firstpage_image] =>[orig_patent_app_number] => 12028965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4815191 [patent_doc_number] => 20080195822 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-14 [patent_title] => 'PILOT PLACEMENT FOR NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 12/029134 [patent_app_country] => US [patent_app_date] => 2008-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 9526 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20080195822.pdf [firstpage_image] =>[orig_patent_app_number] => 12029134 [rel_patent_id] =>[rel_patent_doc_number] =>)