
Nicholas Ieva
Examiner (ID: 15104)
| Most Active Art Unit | 2836 |
| Art Unit(s) | 2836 |
| Total Applications | 229 |
| Issued Applications | 124 |
| Pending Applications | 4 |
| Abandoned Applications | 102 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17018430
[patent_doc_number] => 11088075
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Layout structures with multiple fingers of multiple lengths
[patent_app_type] => utility
[patent_app_number] => 16/671414
[patent_app_country] => US
[patent_app_date] => 2019-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4764
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16671414
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/671414 | Layout structures with multiple fingers of multiple lengths | Oct 31, 2019 | Issued |
Array
(
[id] => 15564527
[patent_doc_number] => 20200066675
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/669066
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26729
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16669066
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/669066 | Semiconductor device and method for manufacturing semiconductor device | Oct 29, 2019 | Issued |
Array
(
[id] => 16132271
[patent_doc_number] => 10699903
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Two-step process for gapfilling high aspect ratio trenches with amorphous silicon film
[patent_app_type] => utility
[patent_app_number] => 16/659194
[patent_app_country] => US
[patent_app_date] => 2019-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3612
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16659194
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/659194 | Two-step process for gapfilling high aspect ratio trenches with amorphous silicon film | Oct 20, 2019 | Issued |
Array
(
[id] => 15504023
[patent_doc_number] => 20200052200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => SWITCHING LAYER SCHEME TO ENHANCE RRAM PERFORMANCE
[patent_app_type] => utility
[patent_app_number] => 16/655478
[patent_app_country] => US
[patent_app_date] => 2019-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8326
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16655478
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/655478 | Switching layer scheme to enhance RRAM performance | Oct 16, 2019 | Issued |
Array
(
[id] => 16835366
[patent_doc_number] => 11011627
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Semiconductor structure and method for the forming same
[patent_app_type] => utility
[patent_app_number] => 16/601883
[patent_app_country] => US
[patent_app_date] => 2019-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 8512
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16601883
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/601883 | Semiconductor structure and method for the forming same | Oct 14, 2019 | Issued |
Array
(
[id] => 17196033
[patent_doc_number] => 11164798
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-02
[patent_title] => Semiconductor device and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 16/601866
[patent_app_country] => US
[patent_app_date] => 2019-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 9063
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16601866
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/601866 | Semiconductor device and fabrication method thereof | Oct 14, 2019 | Issued |
Array
(
[id] => 16521822
[patent_doc_number] => 10873048
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-22
[patent_title] => Quantum-dot light emitting diode, method of fabricating the quantum-dot light emitting diode and quantum-dot light emitting display device
[patent_app_type] => utility
[patent_app_number] => 16/599879
[patent_app_country] => US
[patent_app_date] => 2019-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 5889
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16599879
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/599879 | Quantum-dot light emitting diode, method of fabricating the quantum-dot light emitting diode and quantum-dot light emitting display device | Oct 10, 2019 | Issued |
Array
(
[id] => 15462399
[patent_doc_number] => 20200044024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => HIGH POWER TRANSISTOR WITH INTERIOR-FED GATE FINGERS
[patent_app_type] => utility
[patent_app_number] => 16/596240
[patent_app_country] => US
[patent_app_date] => 2019-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10210
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16596240
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/596240 | High power transistor with interior-fed gate fingers | Oct 7, 2019 | Issued |
Array
(
[id] => 15443001
[patent_doc_number] => 20200035684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING INSULATING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/593164
[patent_app_country] => US
[patent_app_date] => 2019-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7453
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16593164
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/593164 | Semiconductor device including insulating element | Oct 3, 2019 | Issued |
Array
(
[id] => 17203561
[patent_doc_number] => 20210343656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/280288
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5542
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17280288
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/280288 | Wafer-level design and wiring pattern for a semiconductor package | Sep 25, 2019 | Issued |
Array
(
[id] => 16028627
[patent_doc_number] => 10676722
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-09
[patent_title] => Arrays of memory cells individually comprising a capacitor and an elevationally-extending transistor, methods of forming a tier of an array of memory cells, and methods of forming an array of memory cells individually comprising a capacitor and an elevationally-extending transistor
[patent_app_type] => utility
[patent_app_number] => 16/582309
[patent_app_country] => US
[patent_app_date] => 2019-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 44
[patent_no_of_words] => 10873
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16582309
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/582309 | Arrays of memory cells individually comprising a capacitor and an elevationally-extending transistor, methods of forming a tier of an array of memory cells, and methods of forming an array of memory cells individually comprising a capacitor and an elevationally-extending transistor | Sep 24, 2019 | Issued |
Array
(
[id] => 16715651
[patent_doc_number] => 20210082798
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => VARIED BALL BALL-GRID-ARRAY (BGA) PACKAGES
[patent_app_type] => utility
[patent_app_number] => 16/575307
[patent_app_country] => US
[patent_app_date] => 2019-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16575307
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/575307 | Varied ball ball-grid-array (BGA) packages | Sep 17, 2019 | Issued |
Array
(
[id] => 15332065
[patent_doc_number] => 20200006362
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => PARTIALLY DISPOSED GATE LAYER INTO THE TRENCHES
[patent_app_type] => utility
[patent_app_number] => 16/570036
[patent_app_country] => US
[patent_app_date] => 2019-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5698
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16570036
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/570036 | Partially disposed gate layer into the trenches | Sep 12, 2019 | Issued |
Array
(
[id] => 19029920
[patent_doc_number] => 11929284
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-12
[patent_title] => Protective film forming agent for plasma dicing and method for manufacturing semiconductor chip
[patent_app_type] => utility
[patent_app_number] => 17/309124
[patent_app_country] => US
[patent_app_date] => 2019-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 6135
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17309124
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/309124 | Protective film forming agent for plasma dicing and method for manufacturing semiconductor chip | Sep 11, 2019 | Issued |
Array
(
[id] => 16668616
[patent_doc_number] => 10937875
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/565687
[patent_app_country] => US
[patent_app_date] => 2019-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 19
[patent_no_of_words] => 7867
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16565687
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/565687 | Semiconductor device | Sep 9, 2019 | Issued |
Array
(
[id] => 16575047
[patent_doc_number] => 10896975
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/565715
[patent_app_country] => US
[patent_app_date] => 2019-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 69
[patent_no_of_words] => 10629
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16565715
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/565715 | Semiconductor device | Sep 9, 2019 | Issued |
Array
(
[id] => 16000341
[patent_doc_number] => 20200176041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => MAGNETIC TUNNEL JUNCTION DEVICE AND METHOD OF FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 16/565640
[patent_app_country] => US
[patent_app_date] => 2019-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8840
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16565640
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/565640 | Magnetic tunnel junction device and method of forming same | Sep 9, 2019 | Issued |
Array
(
[id] => 16609474
[patent_doc_number] => 10910490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/565779
[patent_app_country] => US
[patent_app_date] => 2019-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 6553
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 443
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16565779
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/565779 | Semiconductor device | Sep 9, 2019 | Issued |
Array
(
[id] => 15922213
[patent_doc_number] => 10658355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Semiconductor integrated circuit device
[patent_app_type] => utility
[patent_app_number] => 16/565380
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 30
[patent_no_of_words] => 6278
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16565380
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/565380 | Semiconductor integrated circuit device | Sep 8, 2019 | Issued |
Array
(
[id] => 16308712
[patent_doc_number] => 10777520
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 16/565032
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 11523
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16565032
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/565032 | Semiconductor memory device | Sep 8, 2019 | Issued |