
Nicholas J. Simonetti
Examiner (ID: 5941, Phone: (571)270-7702 , Office: P/2137 )
| Most Active Art Unit | 2137 |
| Art Unit(s) | 2137, 2187 |
| Total Applications | 616 |
| Issued Applications | 474 |
| Pending Applications | 43 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17046820
[patent_doc_number] => 11100000
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Embedded image management
[patent_app_type] => utility
[patent_app_number] => 15/776424
[patent_app_country] => US
[patent_app_date] => 2015-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4119
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15776424
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/776424 | Embedded image management | Nov 28, 2015 | Issued |
Array
(
[id] => 13949043
[patent_doc_number] => 10210298
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-19
[patent_title] => Embedded memory blocks with adjustable memory boundaries
[patent_app_type] => utility
[patent_app_number] => 14/951352
[patent_app_country] => US
[patent_app_date] => 2015-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6766
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14951352
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/951352 | Embedded memory blocks with adjustable memory boundaries | Nov 23, 2015 | Issued |
Array
(
[id] => 11005982
[patent_doc_number] => 20160202932
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-14
[patent_title] => 'System and Method for Achieving Atomicity In Ternary Content-Addressable Memories'
[patent_app_type] => utility
[patent_app_number] => 14/950963
[patent_app_country] => US
[patent_app_date] => 2015-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5117
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14950963
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/950963 | System and method for achieving atomicity in ternary content-addressable memories | Nov 23, 2015 | Issued |
Array
(
[id] => 11651351
[patent_doc_number] => 20170147253
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-25
[patent_title] => 'READING RECORDS FROM A TAPE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 14/950447
[patent_app_country] => US
[patent_app_date] => 2015-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3787
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14950447
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/950447 | Reading records from a tape medium | Nov 23, 2015 | Issued |
Array
(
[id] => 11651337
[patent_doc_number] => 20170147237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-25
[patent_title] => 'SOLID-STATE DRIVE ASSIGNMENT BASED ON SOLID-STATE DRIVE WRITE ENDURANCE'
[patent_app_type] => utility
[patent_app_number] => 14/950483
[patent_app_country] => US
[patent_app_date] => 2015-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 12422
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14950483
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/950483 | Solid-state drive assignment based on solid-state drive write endurance | Nov 23, 2015 | Issued |
Array
(
[id] => 10816055
[patent_doc_number] => 20160162216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-09
[patent_title] => 'STORAGE CONTROL DEVICE AND COMPUTER SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/937363
[patent_app_country] => US
[patent_app_date] => 2015-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8805
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14937363
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/937363 | Storage control device and computer system | Nov 9, 2015 | Issued |
Array
(
[id] => 13041227
[patent_doc_number] => 10042749
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-07
[patent_title] => Prefetch insensitive transactional memory
[patent_app_type] => utility
[patent_app_number] => 14/937036
[patent_app_country] => US
[patent_app_date] => 2015-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 27204
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14937036
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/937036 | Prefetch insensitive transactional memory | Nov 9, 2015 | Issued |
Array
(
[id] => 12353043
[patent_doc_number] => 09953190
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-24
[patent_title] => System including a portable storage device equipped with a user proximity detector and method of preventing the loss thereof
[patent_app_type] => utility
[patent_app_number] => 14/929446
[patent_app_country] => US
[patent_app_date] => 2015-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7589
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14929446
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/929446 | System including a portable storage device equipped with a user proximity detector and method of preventing the loss thereof | Nov 1, 2015 | Issued |
Array
(
[id] => 11213774
[patent_doc_number] => 09442809
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-13
[patent_title] => 'Management computer used to construct backup configuration of application data'
[patent_app_type] => utility
[patent_app_number] => 14/881222
[patent_app_country] => US
[patent_app_date] => 2015-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 22
[patent_no_of_words] => 11308
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14881222
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/881222 | Management computer used to construct backup configuration of application data | Oct 12, 2015 | Issued |
Array
(
[id] => 11543947
[patent_doc_number] => 20170097771
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-06
[patent_title] => 'TRANSACTION LOG LAYOUT FOR EFFICIENT RECLAMATION AND RECOVERY'
[patent_app_type] => utility
[patent_app_number] => 14/872793
[patent_app_country] => US
[patent_app_date] => 2015-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 16532
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14872793
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/872793 | TRANSACTION LOG LAYOUT FOR EFFICIENT RECLAMATION AND RECOVERY | Sep 30, 2015 | Abandoned |
Array
(
[id] => 13068717
[patent_doc_number] => 10055138
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-21
[patent_title] => Topology aware I/O scheduling for RAID storage systems
[patent_app_type] => utility
[patent_app_number] => 14/872515
[patent_app_country] => US
[patent_app_date] => 2015-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8123
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14872515
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/872515 | Topology aware I/O scheduling for RAID storage systems | Sep 30, 2015 | Issued |
Array
(
[id] => 14952467
[patent_doc_number] => 10437497
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-10-08
[patent_title] => Active-active host environment
[patent_app_type] => utility
[patent_app_number] => 14/871324
[patent_app_country] => US
[patent_app_date] => 2015-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 10583
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14871324
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/871324 | Active-active host environment | Sep 29, 2015 | Issued |
Array
(
[id] => 12248981
[patent_doc_number] => 09921755
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-20
[patent_title] => 'Integrated main memory and coprocessor with low latency'
[patent_app_type] => utility
[patent_app_number] => 14/872137
[patent_app_country] => US
[patent_app_date] => 2015-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 16376
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14872137
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/872137 | Integrated main memory and coprocessor with low latency | Sep 29, 2015 | Issued |
Array
(
[id] => 11452251
[patent_doc_number] => 09575897
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-21
[patent_title] => 'Processor with efficient processing of recurring load instructions from nearby memory addresses'
[patent_app_type] => utility
[patent_app_number] => 14/794837
[patent_app_country] => US
[patent_app_date] => 2015-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 13862
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14794837
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/794837 | Processor with efficient processing of recurring load instructions from nearby memory addresses | Jul 8, 2015 | Issued |
Array
(
[id] => 10512213
[patent_doc_number] => 09239789
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-19
[patent_title] => 'Method and apparatus for monitor and MWAIT in a distributed cache architecture'
[patent_app_type] => utility
[patent_app_number] => 14/741624
[patent_app_country] => US
[patent_app_date] => 2015-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2371
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14741624
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/741624 | Method and apparatus for monitor and MWAIT in a distributed cache architecture | Jun 16, 2015 | Issued |
Array
(
[id] => 10157567
[patent_doc_number] => 09189346
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-17
[patent_title] => 'Management computer used to construct backup configuration of application data'
[patent_app_type] => utility
[patent_app_number] => 14/678044
[patent_app_country] => US
[patent_app_date] => 2015-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 22
[patent_no_of_words] => 11285
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14678044
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/678044 | Management computer used to construct backup configuration of application data | Apr 2, 2015 | Issued |
Array
(
[id] => 10376676
[patent_doc_number] => 20150261683
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'CACHE MEMORY CONTROL IN ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/643046
[patent_app_country] => US
[patent_app_date] => 2015-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5734
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14643046
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/643046 | CACHE MEMORY CONTROL IN ELECTRONIC DEVICE | Mar 9, 2015 | Abandoned |
Array
(
[id] => 12372957
[patent_doc_number] => 09959204
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-05-01
[patent_title] => Tracking sequential ranges of non-ordered data
[patent_app_type] => utility
[patent_app_number] => 14/642666
[patent_app_country] => US
[patent_app_date] => 2015-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5464
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14642666
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/642666 | Tracking sequential ranges of non-ordered data | Mar 8, 2015 | Issued |
Array
(
[id] => 13974567
[patent_doc_number] => 10216640
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-26
[patent_title] => Opportunistic cache injection of data into lower latency levels of the cache hierarchy
[patent_app_type] => utility
[patent_app_number] => 14/642654
[patent_app_country] => US
[patent_app_date] => 2015-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9173
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14642654
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/642654 | Opportunistic cache injection of data into lower latency levels of the cache hierarchy | Mar 8, 2015 | Issued |
Array
(
[id] => 12100902
[patent_doc_number] => 09857995
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-01-02
[patent_title] => 'Data storage device and method providing non-volatile memory buffer for real-time primary non-volatile memory protection'
[patent_app_type] => utility
[patent_app_number] => 14/642597
[patent_app_country] => US
[patent_app_date] => 2015-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 11582
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14642597
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/642597 | Data storage device and method providing non-volatile memory buffer for real-time primary non-volatile memory protection | Mar 8, 2015 | Issued |