
Nilufa Rahim
Examiner (ID: 1665, Phone: (571)272-8926 , Office: P/2893 )
| Most Active Art Unit | 2893 |
| Art Unit(s) | 2893, RD00 |
| Total Applications | 618 |
| Issued Applications | 451 |
| Pending Applications | 99 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18447103
[patent_doc_number] => 11682679
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-20
[patent_title] => Manufacturing method of display substrate for removing residual sand
[patent_app_type] => utility
[patent_app_number] => 17/007568
[patent_app_country] => US
[patent_app_date] => 2020-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 4382
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17007568
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/007568 | Manufacturing method of display substrate for removing residual sand | Aug 30, 2020 | Issued |
Array
(
[id] => 16661405
[patent_doc_number] => 20210058042
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => PHOTO-CURRENT AMPLIFICATION APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/997951
[patent_app_country] => US
[patent_app_date] => 2020-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16997951
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/997951 | Photo-current amplification apparatus | Aug 19, 2020 | Issued |
Array
(
[id] => 16456104
[patent_doc_number] => 20200365530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-19
[patent_title] => GROUNDING TECHNIQUES FOR BACKSIDE-BIASED SEMICONDUCTOR DICE AND RELATED DEVICES, SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 16/947530
[patent_app_country] => US
[patent_app_date] => 2020-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4685
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16947530
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/947530 | Grounding techniques for backside-biased semiconductor dice and related devices, systems and methods | Aug 4, 2020 | Issued |
Array
(
[id] => 16454203
[patent_doc_number] => 20200363629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-19
[patent_title] => PROCESS FOR MANUFACTURING A MEMS MICROMIRROR DEVICE, AND ASSOCIATED DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/985818
[patent_app_country] => US
[patent_app_date] => 2020-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4413
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16985818
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/985818 | Process for manufacturing a MEMS micromirror device, and associated device | Aug 4, 2020 | Issued |
Array
(
[id] => 16456039
[patent_doc_number] => 20200365465
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-19
[patent_title] => METHOD FOR FORMING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/985174
[patent_app_country] => US
[patent_app_date] => 2020-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6457
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16985174
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/985174 | Method for forming semiconductor device | Aug 3, 2020 | Issued |
Array
(
[id] => 19244585
[patent_doc_number] => 12015040
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Solid-state imaging device, method of manufacturing the same, and electronic apparatus capable to protect a photoelectric conversion film
[patent_app_type] => utility
[patent_app_number] => 16/940228
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 8708
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16940228
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/940228 | Solid-state imaging device, method of manufacturing the same, and electronic apparatus capable to protect a photoelectric conversion film | Jul 26, 2020 | Issued |
Array
(
[id] => 16631690
[patent_doc_number] => 20210050343
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/939248
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6983
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16939248
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/939248 | Electrostatic discharge protection circuit including a first resistor and a second resistor | Jul 26, 2020 | Issued |
Array
(
[id] => 16425104
[patent_doc_number] => 20200350302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => SEAL RING STRUCTURES AND METHODS OF FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 16/933082
[patent_app_country] => US
[patent_app_date] => 2020-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7417
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16933082
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/933082 | Seal ring structures and methods of forming same | Jul 19, 2020 | Issued |
Array
(
[id] => 18105722
[patent_doc_number] => 11545622
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => CMP stop layer and sacrifice layer for high yield small size MRAM devices
[patent_app_type] => utility
[patent_app_number] => 16/927861
[patent_app_country] => US
[patent_app_date] => 2020-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2156
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16927861
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/927861 | CMP stop layer and sacrifice layer for high yield small size MRAM devices | Jul 12, 2020 | Issued |
Array
(
[id] => 18156134
[patent_doc_number] => 11569125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => Etch profile control of interconnect structures
[patent_app_type] => utility
[patent_app_number] => 16/912369
[patent_app_country] => US
[patent_app_date] => 2020-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 7086
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16912369
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/912369 | Etch profile control of interconnect structures | Jun 24, 2020 | Issued |
Array
(
[id] => 16332293
[patent_doc_number] => 20200303259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING A FIN-FET AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/897229
[patent_app_country] => US
[patent_app_date] => 2020-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10131
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16897229
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/897229 | Semiconductor device including a Fin-FET and method of manufacturing the same | Jun 8, 2020 | Issued |
Array
(
[id] => 17410190
[patent_doc_number] => 11251087
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Semiconductor device including a Fin-FET and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/897234
[patent_app_country] => US
[patent_app_date] => 2020-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 64
[patent_no_of_words] => 10131
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16897234
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/897234 | Semiconductor device including a Fin-FET and method of manufacturing the same | Jun 8, 2020 | Issued |
Array
(
[id] => 17203579
[patent_doc_number] => 20210343674
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => SEMICONDUCTOR PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/886782
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4734
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16886782
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/886782 | Semiconductor package structure with landing pads and manufacturing method thereof | May 28, 2020 | Issued |
Array
(
[id] => 16301335
[patent_doc_number] => 20200287058
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => FAST RECOVERY INVERSE DIODE
[patent_app_type] => utility
[patent_app_number] => 16/883121
[patent_app_country] => US
[patent_app_date] => 2020-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4301
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 382
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16883121
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/883121 | Fast recovery inverse diode | May 25, 2020 | Issued |
Array
(
[id] => 17329972
[patent_doc_number] => 11220425
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-11
[patent_title] => MEMS cavity with non-contaminating seal
[patent_app_type] => utility
[patent_app_number] => 16/880209
[patent_app_country] => US
[patent_app_date] => 2020-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3560
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16880209
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/880209 | MEMS cavity with non-contaminating seal | May 20, 2020 | Issued |
Array
(
[id] => 17247096
[patent_doc_number] => 20210366841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => Weight Optimized Stiffener and Sealing Structure for Direct Liquid Cooled Modules
[patent_app_type] => utility
[patent_app_number] => 16/877730
[patent_app_country] => US
[patent_app_date] => 2020-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4268
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16877730
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/877730 | Weight optimized stiffener and sealing structure for direct liquid cooled modules | May 18, 2020 | Issued |
Array
(
[id] => 17247096
[patent_doc_number] => 20210366841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => Weight Optimized Stiffener and Sealing Structure for Direct Liquid Cooled Modules
[patent_app_type] => utility
[patent_app_number] => 16/877730
[patent_app_country] => US
[patent_app_date] => 2020-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4268
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16877730
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/877730 | Weight optimized stiffener and sealing structure for direct liquid cooled modules | May 18, 2020 | Issued |
Array
(
[id] => 17247096
[patent_doc_number] => 20210366841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => Weight Optimized Stiffener and Sealing Structure for Direct Liquid Cooled Modules
[patent_app_type] => utility
[patent_app_number] => 16/877730
[patent_app_country] => US
[patent_app_date] => 2020-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4268
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16877730
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/877730 | Weight optimized stiffener and sealing structure for direct liquid cooled modules | May 18, 2020 | Issued |
Array
(
[id] => 17247096
[patent_doc_number] => 20210366841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => Weight Optimized Stiffener and Sealing Structure for Direct Liquid Cooled Modules
[patent_app_type] => utility
[patent_app_number] => 16/877730
[patent_app_country] => US
[patent_app_date] => 2020-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4268
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16877730
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/877730 | Weight optimized stiffener and sealing structure for direct liquid cooled modules | May 18, 2020 | Issued |
Array
(
[id] => 16425157
[patent_doc_number] => 20200350355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => IMAGE SENSOR PIXELS HAVING REDUCED PITCH
[patent_app_type] => utility
[patent_app_number] => 16/862316
[patent_app_country] => US
[patent_app_date] => 2020-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9090
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16862316
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/862316 | Image sensor pixels having reduced pitch | Apr 28, 2020 | Issued |