
Nilufa Rahim
Examiner (ID: 1665, Phone: (571)272-8926 , Office: P/2893 )
| Most Active Art Unit | 2893 |
| Art Unit(s) | 2893, RD00 |
| Total Applications | 618 |
| Issued Applications | 451 |
| Pending Applications | 99 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18447089
[patent_doc_number] => 11682665
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-20
[patent_title] => Semiconductor layout with different row heights
[patent_app_type] => utility
[patent_app_number] => 16/855882
[patent_app_country] => US
[patent_app_date] => 2020-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8411
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16855882
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/855882 | Semiconductor layout with different row heights | Apr 21, 2020 | Issued |
Array
(
[id] => 19046862
[patent_doc_number] => 11935982
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-19
[patent_title] => Semiconductor structure arrangement, methods for producing a semiconductor structure arrangement and optoelectronic device
[patent_app_type] => utility
[patent_app_number] => 16/855660
[patent_app_country] => US
[patent_app_date] => 2020-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 6431
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16855660
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/855660 | Semiconductor structure arrangement, methods for producing a semiconductor structure arrangement and optoelectronic device | Apr 21, 2020 | Issued |
Array
(
[id] => 16440508
[patent_doc_number] => 20200357835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => Variable-Width Source-Follower Transistor for Reduced Noise in CMOS Image Sensors
[patent_app_type] => utility
[patent_app_number] => 16/855876
[patent_app_country] => US
[patent_app_date] => 2020-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6457
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16855876
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/855876 | Variable-Width Source-Follower Transistor for Reduced Noise in CMOS Image Sensors | Apr 21, 2020 | Abandoned |
Array
(
[id] => 16226360
[patent_doc_number] => 20200251477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => COMPACT ELECTRICAL CONNECTION THAT CAN BE USED TO FORM AN SRAM CELL AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/854770
[patent_app_country] => US
[patent_app_date] => 2020-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16854770
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/854770 | Compact electrical connection that can be used to form an SRAM cell and method of making the same | Apr 20, 2020 | Issued |
Array
(
[id] => 16226361
[patent_doc_number] => 20200251478
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => COMPACT ELECTRICAL CONNECTION THAT CAN BE USED TO FORM AN SRAM CELL AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/854772
[patent_app_country] => US
[patent_app_date] => 2020-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9239
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16854772
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/854772 | Compact electrical connection that can be used to form an SRAM cell and method of making the same | Apr 20, 2020 | Issued |
Array
(
[id] => 17862929
[patent_doc_number] => 11444090
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-13
[patent_title] => Semiconductor device having a programming element
[patent_app_type] => utility
[patent_app_number] => 16/853613
[patent_app_country] => US
[patent_app_date] => 2020-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 7777
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16853613
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/853613 | Semiconductor device having a programming element | Apr 19, 2020 | Issued |
Array
(
[id] => 17145360
[patent_doc_number] => 20210313373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => PHOTODETECTOR WITH BURIED AIRGAP REFLECTORS
[patent_app_type] => utility
[patent_app_number] => 16/842080
[patent_app_country] => US
[patent_app_date] => 2020-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 17
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16842080
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/842080 | Photodetector with buried airgap reflectors | Apr 6, 2020 | Issued |
Array
(
[id] => 19764461
[patent_doc_number] => 12222751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-11
[patent_title] => Display panel and display device with light-transmitting holes distributed along a ring shape
[patent_app_type] => utility
[patent_app_number] => 16/840589
[patent_app_country] => US
[patent_app_date] => 2020-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 21
[patent_no_of_words] => 7370
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 283
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16840589
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/840589 | Display panel and display device with light-transmitting holes distributed along a ring shape | Apr 5, 2020 | Issued |
Array
(
[id] => 16536591
[patent_doc_number] => 10879204
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-29
[patent_title] => Bump structures for high density flip chip interconnection
[patent_app_type] => utility
[patent_app_number] => 16/838322
[patent_app_country] => US
[patent_app_date] => 2020-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2685
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16838322
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/838322 | Bump structures for high density flip chip interconnection | Apr 1, 2020 | Issued |
Array
(
[id] => 16677517
[patent_doc_number] => 20210066283
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => SEMICONDUCTOR DEVICE AND LAYOUT DESIGN METHOD
[patent_app_type] => utility
[patent_app_number] => 16/837101
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9192
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16837101
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/837101 | Semiconductor device having improved margins | Mar 31, 2020 | Issued |
Array
(
[id] => 17456211
[patent_doc_number] => 11271078
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-08
[patent_title] => P-type field effect transistor having channel region with top portion and bottom portion
[patent_app_type] => utility
[patent_app_number] => 16/836953
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2917
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16836953
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/836953 | P-type field effect transistor having channel region with top portion and bottom portion | Mar 31, 2020 | Issued |
Array
(
[id] => 17130672
[patent_doc_number] => 20210305441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => SEMICONDUCTOR DEVICE PACKAGE AND SEMICONDUCTOR PACKAGE ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 16/836406
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5037
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16836406
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/836406 | SEMICONDUCTOR DEVICE PACKAGE AND SEMICONDUCTOR PACKAGE ASSEMBLY | Mar 30, 2020 | Abandoned |
Array
(
[id] => 18579066
[patent_doc_number] => 11735606
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Display panel and display device with different display regions
[patent_app_type] => utility
[patent_app_number] => 16/834492
[patent_app_country] => US
[patent_app_date] => 2020-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 4256
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16834492
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/834492 | Display panel and display device with different display regions | Mar 29, 2020 | Issued |
Array
(
[id] => 16379275
[patent_doc_number] => 20200328118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => WAFER PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/832266
[patent_app_country] => US
[patent_app_date] => 2020-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8258
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16832266
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/832266 | Wafer processing method including applying a polyester sheet to a wafer | Mar 26, 2020 | Issued |
Array
(
[id] => 16379274
[patent_doc_number] => 20200328117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => WAFER PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/831953
[patent_app_country] => US
[patent_app_date] => 2020-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8305
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16831953
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/831953 | Wafer processing method using a laser beam dividing step | Mar 26, 2020 | Issued |
Array
(
[id] => 17803422
[patent_doc_number] => 11417735
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Method for fabricating semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/831850
[patent_app_country] => US
[patent_app_date] => 2020-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4219
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16831850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/831850 | Method for fabricating semiconductor device | Mar 26, 2020 | Issued |
Array
(
[id] => 18723391
[patent_doc_number] => 11800770
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 16/816257
[patent_app_country] => US
[patent_app_date] => 2020-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 13292
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16816257
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/816257 | Display device | Mar 11, 2020 | Issued |
Array
(
[id] => 17070591
[patent_doc_number] => 20210272808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-02
[patent_title] => LINE-END EXTENSION METHOD AND DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/806206
[patent_app_country] => US
[patent_app_date] => 2020-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7263
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16806206
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/806206 | Line-end extension method and device | Mar 1, 2020 | Issued |
Array
(
[id] => 17070777
[patent_doc_number] => 20210272994
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-02
[patent_title] => PIXEL AND ASSOCIATED TRANSFER-GATE FABRICATION METHOD
[patent_app_type] => utility
[patent_app_number] => 16/804671
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6463
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16804671
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/804671 | Pixel and associated transfer-gate fabrication method | Feb 27, 2020 | Issued |
Array
(
[id] => 17615712
[patent_doc_number] => 20220157992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => A SEMICONDUCTOR DEVICE AND A METHOD FOR MANUFACTURING THE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/432123
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 40065
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17432123
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/432123 | Semiconductor device including transistor and capacitor | Feb 26, 2020 | Issued |