
Nilufa Rahim
Examiner (ID: 1665, Phone: (571)272-8926 , Office: P/2893 )
| Most Active Art Unit | 2893 |
| Art Unit(s) | 2893, RD00 |
| Total Applications | 618 |
| Issued Applications | 451 |
| Pending Applications | 99 |
| Abandoned Applications | 80 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13412773
[patent_doc_number] => 20180257929
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-13
[patent_title] => MEMS CAVITY WITH NON-CONTAMINATING SEAL
[patent_app_type] => utility
[patent_app_number] => 15/897135
[patent_app_country] => US
[patent_app_date] => 2018-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3514
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15897135
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/897135 | MEMS cavity with non-contaminating seal | Feb 13, 2018 | Issued |
Array
(
[id] => 14722655
[patent_doc_number] => 20190252391
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => COMPACT ELECTRICAL CONNECTION THAT CAN BE USED TO FORM AN SRAM CELL AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/896499
[patent_app_country] => US
[patent_app_date] => 2018-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9239
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15896499
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/896499 | Compact electrical connection that can be used to form an SRAM cell and method of making the same | Feb 13, 2018 | Issued |
Array
(
[id] => 16609484
[patent_doc_number] => 10910500
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Load sensing devices, packages, and systems
[patent_app_type] => utility
[patent_app_number] => 15/895513
[patent_app_country] => US
[patent_app_date] => 2018-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 7965
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15895513
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/895513 | Load sensing devices, packages, and systems | Feb 12, 2018 | Issued |
Array
(
[id] => 14510043
[patent_doc_number] => 20190198676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR PREPARING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/894580
[patent_app_country] => US
[patent_app_date] => 2018-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8382
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15894580
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/894580 | Semiconductor structure and method for preparing the same | Feb 11, 2018 | Issued |
Array
(
[id] => 15234599
[patent_doc_number] => 10505030
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-10
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/893932
[patent_app_country] => US
[patent_app_date] => 2018-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 8379
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 386
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15893932
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/893932 | Semiconductor device and method for manufacturing the same | Feb 11, 2018 | Issued |
Array
(
[id] => 13364077
[patent_doc_number] => 20180233578
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => CASCODE AMPLIFIER OPTIMIZATION
[patent_app_type] => utility
[patent_app_number] => 15/894037
[patent_app_country] => US
[patent_app_date] => 2018-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6715
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15894037
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/894037 | Cascode amplifier optimization | Feb 11, 2018 | Issued |
Array
(
[id] => 15889837
[patent_doc_number] => 10651275
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-12
[patent_title] => P-type field effect transistor and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/893681
[patent_app_country] => US
[patent_app_date] => 2018-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2889
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15893681
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/893681 | P-type field effect transistor and method for fabricating the same | Feb 10, 2018 | Issued |
Array
(
[id] => 14587817
[patent_doc_number] => 20190221517
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/893676
[patent_app_country] => US
[patent_app_date] => 2018-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2910
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15893676
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/893676 | Transistor structure in low noise amplifier | Feb 10, 2018 | Issued |
Array
(
[id] => 14722899
[patent_doc_number] => 20190252513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => HIGH-VOLTAGE DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/892671
[patent_app_country] => US
[patent_app_date] => 2018-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3399
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15892671
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/892671 | High-voltage device and method for fabricating the same | Feb 8, 2018 | Issued |
Array
(
[id] => 14381851
[patent_doc_number] => 20190164838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => SEMICONDUCTOR DEVICE AND FORMATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/892593
[patent_app_country] => US
[patent_app_date] => 2018-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6837
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15892593
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/892593 | Semiconductor device having a metal gate and formation method thereof | Feb 8, 2018 | Issued |
Array
(
[id] => 13363847
[patent_doc_number] => 20180233463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => GROUNDING TECHNIQUES FOR BACKSIDE-BIASED SEMICONDUCTOR DICE AND RELATED DEVICES, SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 15/891775
[patent_app_country] => US
[patent_app_date] => 2018-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4637
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15891775
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/891775 | Grounding techniques for backside-biased semiconductor dice and related devices, systems and methods | Feb 7, 2018 | Issued |
Array
(
[id] => 14691617
[patent_doc_number] => 20190244924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => BUMP STRUCTURES FOR HIGH DENSITY FLIP CHIP INTERCONNECTION
[patent_app_type] => utility
[patent_app_number] => 15/891889
[patent_app_country] => US
[patent_app_date] => 2018-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2656
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15891889
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/891889 | Bump structures for high density flip chip interconnection | Feb 7, 2018 | Issued |
Array
(
[id] => 16173098
[patent_doc_number] => 10714679
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => CMP stop layer and sacrifice layer for high yield small size MRAM devices
[patent_app_type] => utility
[patent_app_number] => 15/891767
[patent_app_country] => US
[patent_app_date] => 2018-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2127
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 313
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15891767
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/891767 | CMP stop layer and sacrifice layer for high yield small size MRAM devices | Feb 7, 2018 | Issued |
Array
(
[id] => 14064139
[patent_doc_number] => 10236375
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-19
[patent_title] => High voltage metal oxide semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/889051
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 26
[patent_no_of_words] => 5274
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 373
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15889051
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/889051 | High voltage metal oxide semiconductor device and manufacturing method thereof | Feb 4, 2018 | Issued |
Array
(
[id] => 15109177
[patent_doc_number] => 10475921
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Laterally diffused field effect transistor and a method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/888195
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 11262
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888195
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888195 | Laterally diffused field effect transistor and a method of manufacturing the same | Feb 4, 2018 | Issued |
Array
(
[id] => 16293730
[patent_doc_number] => 10770586
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-08
[patent_title] => Stressing structure with low hydrogen content layer over NiSi salicide
[patent_app_type] => utility
[patent_app_number] => 15/888071
[patent_app_country] => US
[patent_app_date] => 2018-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 7348
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 332
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888071
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888071 | Stressing structure with low hydrogen content layer over NiSi salicide | Feb 3, 2018 | Issued |
Array
(
[id] => 14542197
[patent_doc_number] => 20190206720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => SEMICONDUCTOR DEVICE COMPRISING A DEEP TRENCH ISOLATION STRUCTURE AND A TRAP RICH ISOLATION STRUCTURE AND A METHOD FOR MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/888072
[patent_app_country] => US
[patent_app_date] => 2018-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2940
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888072
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888072 | Semiconductor device comprising a deep trench isolation structure and a trap rich isolation structure in a substrate and a method of making the same | Feb 3, 2018 | Issued |
Array
(
[id] => 14080041
[patent_doc_number] => 20190088908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => FLEXIBLE SUBSTRATE STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/888076
[patent_app_country] => US
[patent_app_date] => 2018-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6628
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888076
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888076 | FLEXIBLE SUBSTRATE STRUCTURE AND MANUFACTURING METHOD THEREOF | Feb 3, 2018 | Abandoned |
Array
(
[id] => 14977569
[patent_doc_number] => 10442681
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Micromechanical system including a sensitive element and associated manufacturing method
[patent_app_type] => utility
[patent_app_number] => 15/887567
[patent_app_country] => US
[patent_app_date] => 2018-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4451
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15887567
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/887567 | Micromechanical system including a sensitive element and associated manufacturing method | Feb 1, 2018 | Issued |
Array
(
[id] => 15015661
[patent_doc_number] => 10453992
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Light emitting diode
[patent_app_type] => utility
[patent_app_number] => 15/859555
[patent_app_country] => US
[patent_app_date] => 2017-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2872
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15859555
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/859555 | Light emitting diode | Dec 30, 2017 | Issued |