
Nina Nmn Bhat
Examiner (ID: 6908, Phone: (571)272-1397 , Office: P/3649 )
| Most Active Art Unit | 1761 |
| Art Unit(s) | 1771, 3649, 2203, 1801, 1797, 1809, 1312, 1761, 1764, 1754, 2204 |
| Total Applications | 3486 |
| Issued Applications | 2768 |
| Pending Applications | 205 |
| Abandoned Applications | 519 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6176056
[patent_doc_number] => 20110120756
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-26
[patent_title] => 'CIRCUIT BOARD, ITS MANUFACTURING METHOD, AND JOINT BOX USING CIRCUIT BOARD'
[patent_app_type] => utility
[patent_app_number] => 13/006122
[patent_app_country] => US
[patent_app_date] => 2011-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7371
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0120/20110120756.pdf
[firstpage_image] =>[orig_patent_app_number] => 13006122
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006122 | CIRCUIT BOARD, ITS MANUFACTURING METHOD, AND JOINT BOX USING CIRCUIT BOARD | Jan 12, 2011 | Abandoned |
Array
(
[id] => 8501017
[patent_doc_number] => 20120300425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'FUNCTIONAL ELEMENT BUILT-IN SUBSTRATE AND WIRING SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 13/574455
[patent_app_country] => US
[patent_app_date] => 2011-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 17293
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13574455
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/574455 | Functional element built-in substrate and wiring substrate | Jan 6, 2011 | Issued |
Array
(
[id] => 10189775
[patent_doc_number] => 09219206
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-22
[patent_title] => 'Package and manufacturing method of the same'
[patent_app_type] => utility
[patent_app_number] => 13/522902
[patent_app_country] => US
[patent_app_date] => 2010-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3158
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13522902
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/522902 | Package and manufacturing method of the same | Dec 22, 2010 | Issued |
Array
(
[id] => 6010009
[patent_doc_number] => 20110220406
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-15
[patent_title] => 'ELECTRODE PORTION STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/977888
[patent_app_country] => US
[patent_app_date] => 2010-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 7638
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20110220406.pdf
[firstpage_image] =>[orig_patent_app_number] => 12977888
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/977888 | ELECTRODE PORTION STRUCTURE | Dec 22, 2010 | Abandoned |
Array
(
[id] => 8261113
[patent_doc_number] => 20120160542
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-28
[patent_title] => 'CROSSTALK REDUCTION ON MICROSTRIP ROUTING'
[patent_app_type] => utility
[patent_app_number] => 12/976551
[patent_app_country] => US
[patent_app_date] => 2010-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2106
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12976551
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/976551 | CROSSTALK REDUCTION ON MICROSTRIP ROUTING | Dec 21, 2010 | Abandoned |
Array
(
[id] => 8701829
[patent_doc_number] => 08395052
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-12
[patent_title] => 'Conductive particle, anisotropic conductive film, joined structure, and joining method'
[patent_app_type] => utility
[patent_app_number] => 12/975421
[patent_app_country] => US
[patent_app_date] => 2010-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 7715
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12975421
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/975421 | Conductive particle, anisotropic conductive film, joined structure, and joining method | Dec 21, 2010 | Issued |
Array
(
[id] => 8261121
[patent_doc_number] => 20120160548
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-28
[patent_title] => 'INTERLEAVED CONDUCTOR STRUCTURE WITH TRACES OF VARYING WIDTH'
[patent_app_type] => utility
[patent_app_number] => 12/976657
[patent_app_country] => US
[patent_app_date] => 2010-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9483
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12976657
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/976657 | INTERLEAVED CONDUCTOR STRUCTURE WITH TRACES OF VARYING WIDTH | Dec 21, 2010 | Abandoned |
Array
(
[id] => 8330031
[patent_doc_number] => 08238100
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-07
[patent_title] => 'Centrifugal fan and electronic apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/975146
[patent_app_country] => US
[patent_app_date] => 2010-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 6094
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12975146
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/975146 | Centrifugal fan and electronic apparatus | Dec 20, 2010 | Issued |
Array
(
[id] => 8248286
[patent_doc_number] => 20120152605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-21
[patent_title] => 'CIRCUITIZED SUBSTRATE WITH DIELECTRIC INTERPOSER ASSEMBLY AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/972700
[patent_app_country] => US
[patent_app_date] => 2010-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7079
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0152/20120152605.pdf
[firstpage_image] =>[orig_patent_app_number] => 12972700
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/972700 | Circuitized substrate with dielectric interposer assembly and method | Dec 19, 2010 | Issued |
Array
(
[id] => 6037599
[patent_doc_number] => 20110090648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-21
[patent_title] => 'ELECTRONIC PACKAGE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/971671
[patent_app_country] => US
[patent_app_date] => 2010-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3377
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20110090648.pdf
[firstpage_image] =>[orig_patent_app_number] => 12971671
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/971671 | ELECTRONIC PACKAGE STRUCTURE | Dec 16, 2010 | Abandoned |
Array
(
[id] => 7479322
[patent_doc_number] => 20110232944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-29
[patent_title] => 'LIQUID CRYSTALLINE THERMOSET OLIGOMER OR POLYMER AND THERMOSETTING COMPOSITION AND SUBSTRATE INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/966386
[patent_app_country] => US
[patent_app_date] => 2010-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 12430
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0232/20110232944.pdf
[firstpage_image] =>[orig_patent_app_number] => 12966386
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/966386 | Liquid crystalline thermoset oligomer or polymer and thermosetting composition and substrate including the same | Dec 12, 2010 | Issued |
Array
(
[id] => 10036013
[patent_doc_number] => 09077344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-07
[patent_title] => 'Substrate for electrical component and method'
[patent_app_type] => utility
[patent_app_number] => 12/962270
[patent_app_country] => US
[patent_app_date] => 2010-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 36
[patent_no_of_words] => 10995
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12962270
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/962270 | Substrate for electrical component and method | Dec 6, 2010 | Issued |
Array
(
[id] => 9313310
[patent_doc_number] => 08654537
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-18
[patent_title] => 'Printed circuit board with integral radio-frequency shields'
[patent_app_type] => utility
[patent_app_number] => 12/958293
[patent_app_country] => US
[patent_app_date] => 2010-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 6417
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12958293
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/958293 | Printed circuit board with integral radio-frequency shields | Nov 30, 2010 | Issued |
Array
(
[id] => 8488184
[patent_doc_number] => 20120287591
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'CONNECTION MEMBER'
[patent_app_type] => utility
[patent_app_number] => 13/511765
[patent_app_country] => US
[patent_app_date] => 2010-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6910
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13511765
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/511765 | CONNECTION MEMBER | Nov 23, 2010 | Abandoned |
Array
(
[id] => 8480366
[patent_doc_number] => 20120279773
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-08
[patent_title] => 'ARRANGEMENT COMPRISING A CARRIER AND A LAYER'
[patent_app_type] => utility
[patent_app_number] => 13/511841
[patent_app_country] => US
[patent_app_date] => 2010-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3857
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13511841
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/511841 | Arrangement comprising a carrier and a layer | Nov 21, 2010 | Issued |
Array
(
[id] => 7668113
[patent_doc_number] => 20110317382
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-29
[patent_title] => 'Insulating resin composition and printed circuit substrate using the same'
[patent_app_type] => utility
[patent_app_number] => 12/926411
[patent_app_country] => US
[patent_app_date] => 2010-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2474
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12926411
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/926411 | Insulating resin composition and printed circuit substrate using the same | Nov 15, 2010 | Abandoned |
Array
(
[id] => 5942414
[patent_doc_number] => 20110103034
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-05
[patent_title] => 'ELECTRONIC CHIP AND SUBSTRATE PROVIDING INSULATION PROTECTION BETWEEN CONDUCTING NODES'
[patent_app_type] => utility
[patent_app_number] => 12/939747
[patent_app_country] => US
[patent_app_date] => 2010-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2457
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0103/20110103034.pdf
[firstpage_image] =>[orig_patent_app_number] => 12939747
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/939747 | ELECTRONIC CHIP AND SUBSTRATE PROVIDING INSULATION PROTECTION BETWEEN CONDUCTING NODES | Nov 3, 2010 | Abandoned |
Array
(
[id] => 5999169
[patent_doc_number] => 20110116243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-19
[patent_title] => 'Noise reduction apparatus of mobile terminal'
[patent_app_type] => utility
[patent_app_number] => 12/925958
[patent_app_country] => US
[patent_app_date] => 2010-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2917
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0116/20110116243.pdf
[firstpage_image] =>[orig_patent_app_number] => 12925958
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/925958 | Noise reduction apparatus of mobile terminal | Nov 2, 2010 | Issued |
Array
(
[id] => 5939661
[patent_doc_number] => 20110100690
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-05
[patent_title] => 'ELECTRICALLY CONDUCTIVE BODY AND PRINTED WIRING BOARD AND METHOD OF MAKING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/915786
[patent_app_country] => US
[patent_app_date] => 2010-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 12123
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0100/20110100690.pdf
[firstpage_image] =>[orig_patent_app_number] => 12915786
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/915786 | ELECTRICALLY CONDUCTIVE BODY AND PRINTED WIRING BOARD AND METHOD OF MAKING THE SAME | Oct 28, 2010 | Abandoned |
Array
(
[id] => 8345981
[patent_doc_number] => 20120206891
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-16
[patent_title] => 'CIRCUIT BOARD, AND SEMICONDUCTOR DEVICE HAVING COMPONENT MOUNTED ON CIRCUIT BOARD'
[patent_app_type] => utility
[patent_app_number] => 13/504281
[patent_app_country] => US
[patent_app_date] => 2010-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 80964
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13504281
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/504281 | Circuit board, and semiconductor device having component mounted on circuit board | Oct 27, 2010 | Issued |