Nina Nmn Bhat

Array ( [id] => 8550598 [patent_doc_number] => 08325486 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-04 [patent_title] => 'Tamper respondent module' [patent_app_type] => utility [patent_app_number] => 12/686492 [patent_app_country] => US [patent_app_date] => 2010-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7986 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12686492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9167013 [patent_doc_number] => 08592691 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-26 [patent_title] => 'Printed wiring board' [patent_app_type] => utility [patent_app_number] => 12/685731 [patent_app_country] => US [patent_app_date] => 2010-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 5921 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12685731 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8365071 [patent_doc_number] => 08254146 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-28 [patent_title] => 'Detachable capacitor device' [patent_app_type] => utility [patent_app_number] => 12/684977 [patent_app_country] => US [patent_app_date] => 2010-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2666 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12684977 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6151582 [patent_doc_number] => 20110155436 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-30 [patent_title] => 'CONDUCTIVE SUBSTRATE STRUCTURE WITH CONDUCTIVE CHANNELS FORMED BY USING A TWO-SIDED CUT APPROACH AND A METHOD FOR MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/649824 [patent_app_country] => US [patent_app_date] => 2009-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3617 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20110155436.pdf [firstpage_image] =>[orig_patent_app_number] => 12649824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6199124 [patent_doc_number] => 20110061910 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-17 [patent_title] => 'MULTI-LAYER CERAMIC CIRCUIT BOARD, METHOD OF MANUFACTURING THE SAME, AND ELECTRIC DEVICE MODULE USING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/648201 [patent_app_country] => US [patent_app_date] => 2009-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3709 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20110061910.pdf [firstpage_image] =>[orig_patent_app_number] => 12648201 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6488460 [patent_doc_number] => 20100200279 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-12 [patent_title] => 'ELECTRONIC COMPONENT MOUNTING SUBSTRATE AND METHOD FOR MANUFACTURING ELECTRONIC COMPONENT MOUNTING SUBSTRATE' [patent_app_type] => utility [patent_app_number] => 12/647015 [patent_app_country] => US [patent_app_date] => 2009-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 12846 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12647015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8234064 [patent_doc_number] => 08199515 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-12 [patent_title] => 'DIMM riser card with an angled DIMM socket and a straddled mount DIMM socket' [patent_app_type] => utility [patent_app_number] => 12/644558 [patent_app_country] => US [patent_app_date] => 2009-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4666 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/199/08199515.pdf [firstpage_image] =>[orig_patent_app_number] => 12644558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6066614 [patent_doc_number] => 20110042130 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-24 [patent_title] => 'Multilayered wiring substrate and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 12/654529 [patent_app_country] => US [patent_app_date] => 2009-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4432 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0042/20110042130.pdf [firstpage_image] =>[orig_patent_app_number] => 12654529 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8785854 [patent_doc_number] => 08432706 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-30 [patent_title] => 'Printed circuit board and electro application' [patent_app_type] => utility [patent_app_number] => 12/654541 [patent_app_country] => US [patent_app_date] => 2009-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 4197 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12654541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5962180 [patent_doc_number] => 20110147069 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-23 [patent_title] => 'Multi-tiered Circuit Board and Method of Manufacture' [patent_app_type] => utility [patent_app_number] => 12/642020 [patent_app_country] => US [patent_app_date] => 2009-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3440 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20110147069.pdf [firstpage_image] =>[orig_patent_app_number] => 12642020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6199120 [patent_doc_number] => 20110061906 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-17 [patent_title] => 'Printed circuit board and fabrication method thereof' [patent_app_type] => utility [patent_app_number] => 12/654433 [patent_app_country] => US [patent_app_date] => 2009-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5931 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20110061906.pdf [firstpage_image] =>[orig_patent_app_number] => 12654433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5962170 [patent_doc_number] => 20110147059 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-23 [patent_title] => 'Substrate for integrated circuit devices including multi-layer glass core and methods of making the same' [patent_app_type] => utility [patent_app_number] => 12/653722 [patent_app_country] => US [patent_app_date] => 2009-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 13146 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20110147059.pdf [firstpage_image] =>[orig_patent_app_number] => 12653722 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8306171 [patent_doc_number] => 08227708 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-24 [patent_title] => 'Via structure integrated in electronic substrate' [patent_app_type] => utility [patent_app_number] => 12/637104 [patent_app_country] => US [patent_app_date] => 2009-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 21 [patent_no_of_words] => 7158 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12637104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8819875 [patent_doc_number] => 20130120920 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-05-16 [patent_title] => 'Scalable up and down nesting integrated electronic enclosures with form factors including asteroids and/or dumbbells and/or approximated tessellation(s)/tiling(s) or combinations thereof with thermal management, wiring, sliding fit, manual and/or automated full range vertical to horizontal positioning, access and structural systems for individual modules and intra-and inter-planar stacks, columns, rows, arrays and associated infrastructures' [patent_app_type] => utility [patent_app_number] => 12/806211 [patent_app_country] => US [patent_app_date] => 2009-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 49 [patent_figures_cnt] => 49 [patent_no_of_words] => 11806 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12806211 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6348025 [patent_doc_number] => 20100085720 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-08 [patent_title] => 'JOINED STRUCTURE, METHOD FOR PRODUCING THE SAME, AND ANISOTROPIC CONDUCTIVE FILM USED FOR THE SAME' [patent_app_type] => utility [patent_app_number] => 12/633993 [patent_app_country] => US [patent_app_date] => 2009-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4394 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20100085720.pdf [firstpage_image] =>[orig_patent_app_number] => 12633993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6026198 [patent_doc_number] => 20110079421 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-07 [patent_title] => 'PRINTED CIRCUIT BOARD AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/634520 [patent_app_country] => US [patent_app_date] => 2009-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5242 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20110079421.pdf [firstpage_image] =>[orig_patent_app_number] => 12634520 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6123268 [patent_doc_number] => 20110085311 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-14 [patent_title] => 'Apparatus and Method for Vertically-Structured Passive Components' [patent_app_type] => utility [patent_app_number] => 12/631649 [patent_app_country] => US [patent_app_date] => 2009-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5580 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20110085311.pdf [firstpage_image] =>[orig_patent_app_number] => 12631649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9413966 [patent_doc_number] => 08698003 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-04-15 [patent_title] => 'Method of producing circuit board, and circuit board obtained using the manufacturing method' [patent_app_type] => utility [patent_app_number] => 13/131402 [patent_app_country] => US [patent_app_date] => 2009-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 18 [patent_no_of_words] => 14851 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13131402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6238629 [patent_doc_number] => 20100132992 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-03 [patent_title] => 'DEVICE MOUNTING BOARD AND SEMICONDUCTOR MODULE' [patent_app_type] => utility [patent_app_number] => 12/626807 [patent_app_country] => US [patent_app_date] => 2009-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 6444 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20100132992.pdf [firstpage_image] =>[orig_patent_app_number] => 12626807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5999167 [patent_doc_number] => 20110116242 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-19 [patent_title] => 'TAMPER EVIDENT PCBA FILM' [patent_app_type] => utility [patent_app_number] => 12/621260 [patent_app_country] => US [patent_app_date] => 2009-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2862 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20110116242.pdf [firstpage_image] =>[orig_patent_app_number] => 12621260 [rel_patent_id] =>[rel_patent_doc_number] =>)