Nirav G. Patel

Array ( [id] => 7033865 [patent_doc_number] => 20050032375 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'Methods for electrochemically fabricating structures using adhered masks, incorporating dielectric sheets, and/or seed layers that are partially removed via planarization' [patent_app_type] => utility [patent_app_number] => 10/841300 [patent_app_country] => US [patent_app_date] => 2004-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 28289 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20050032375.pdf [firstpage_image] =>[orig_patent_app_number] => 10841300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7272659 [patent_doc_number] => 20040232110 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Selective etching method' [patent_app_type] => new [patent_app_number] => 10/839990 [patent_app_country] => US [patent_app_date] => 2004-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5610 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20040232110.pdf [firstpage_image] =>[orig_patent_app_number] => 10839990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 445082 [patent_doc_number] => 07252778 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-07 [patent_title] => 'Etching method and etching device' [patent_app_type] => utility [patent_app_number] => 10/839404 [patent_app_country] => US [patent_app_date] => 2004-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 23 [patent_no_of_words] => 6609 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/252/07252778.pdf [firstpage_image] =>[orig_patent_app_number] => 10839404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6950326 [patent_doc_number] => 20050225420 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-13 [patent_title] => 'Deep submicron CMOS compatible suspending inductor' [patent_app_type] => utility [patent_app_number] => 10/820396 [patent_app_country] => US [patent_app_date] => 2004-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4942 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0225/20050225420.pdf [firstpage_image] =>[orig_patent_app_number] => 10820396 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7313776 [patent_doc_number] => 20040222190 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-11 [patent_title] => 'Plasma processing method' [patent_app_type] => new [patent_app_number] => 10/813012 [patent_app_country] => US [patent_app_date] => 2004-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7340 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0222/20040222190.pdf [firstpage_image] =>[orig_patent_app_number] => 10813012 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7331875 [patent_doc_number] => 20040187896 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-30 [patent_title] => 'Substrate processing method and apparatus' [patent_app_type] => new [patent_app_number] => 10/812102 [patent_app_country] => US [patent_app_date] => 2004-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5952 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0187/20040187896.pdf [firstpage_image] =>[orig_patent_app_number] => 10812102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7153573 [patent_doc_number] => 20050082259 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Process for increasing strength, flexibility and fatigue life of metals' [patent_app_type] => utility [patent_app_number] => 10/809989 [patent_app_country] => US [patent_app_date] => 2004-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3302 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0082/20050082259.pdf [firstpage_image] =>[orig_patent_app_number] => 10809989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6955297 [patent_doc_number] => 20050211667 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'Method and apparatus for measurement of thin films and residues on semiconductor substrates' [patent_app_type] => utility [patent_app_number] => 10/810209 [patent_app_country] => US [patent_app_date] => 2004-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5582 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20050211667.pdf [firstpage_image] =>[orig_patent_app_number] => 10810209 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6955299 [patent_doc_number] => 20050211669 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'Method and system of discriminating substrate type' [patent_app_type] => utility [patent_app_number] => 10/809474 [patent_app_country] => US [patent_app_date] => 2004-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4456 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20050211669.pdf [firstpage_image] =>[orig_patent_app_number] => 10809474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7374054 [patent_doc_number] => 20040178171 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-16 [patent_title] => 'Sloped trench etching process' [patent_app_type] => new [patent_app_number] => 10/809006 [patent_app_country] => US [patent_app_date] => 2004-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4753 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20040178171.pdf [firstpage_image] =>[orig_patent_app_number] => 10809006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7259868 [patent_doc_number] => 20040240822 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-02 [patent_title] => 'Low loss SOI/CMOS compatible silicon waveguide and method of making the same' [patent_app_type] => new [patent_app_number] => 10/806738 [patent_app_country] => US [patent_app_date] => 2004-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6024 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0240/20040240822.pdf [firstpage_image] =>[orig_patent_app_number] => 10806738 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7264169 [patent_doc_number] => 20040242004 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-02 [patent_title] => 'Substrate treating method and apparatus' [patent_app_type] => new [patent_app_number] => 10/807052 [patent_app_country] => US [patent_app_date] => 2004-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3013 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20040242004.pdf [firstpage_image] =>[orig_patent_app_number] => 10807052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 151508 [patent_doc_number] => 07682985 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-23 [patent_title] => 'Dual doped polysilicon and silicon germanium etch' [patent_app_type] => utility [patent_app_number] => 10/803342 [patent_app_country] => US [patent_app_date] => 2004-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 5320 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/682/07682985.pdf [firstpage_image] =>[orig_patent_app_number] => 10803342 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5038440 [patent_doc_number] => 20070090722 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-26 [patent_title] => 'Micro parallel kinematic mechanism design and fabrication' [patent_app_type] => utility [patent_app_number] => 10/548852 [patent_app_country] => US [patent_app_date] => 2004-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 7261 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20070090722.pdf [firstpage_image] =>[orig_patent_app_number] => 10548852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5053545 [patent_doc_number] => 20070056465 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-15 [patent_title] => 'Rapid generation of nanoparticles from bulk solids at room temperature' [patent_app_type] => utility [patent_app_number] => 10/547795 [patent_app_country] => US [patent_app_date] => 2004-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 9704 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20070056465.pdf [firstpage_image] =>[orig_patent_app_number] => 10547795 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7185712 [patent_doc_number] => 20050191856 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-01 [patent_title] => 'Method of forming high aspect ratio structures' [patent_app_type] => utility [patent_app_number] => 10/788899 [patent_app_country] => US [patent_app_date] => 2004-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 14168 [patent_no_of_claims] => 71 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20050191856.pdf [firstpage_image] =>[orig_patent_app_number] => 10788899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 314460 [patent_doc_number] => 07524428 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-28 [patent_title] => 'Display device and method of manufacturing transparent substrate for display device' [patent_app_type] => utility [patent_app_number] => 10/786290 [patent_app_country] => US [patent_app_date] => 2004-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 18 [patent_no_of_words] => 21276 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/524/07524428.pdf [firstpage_image] =>[orig_patent_app_number] => 10786290 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7250697 [patent_doc_number] => 20040239048 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-02 [patent_title] => 'Gasket, gasket formation method, and electrolysis apparatus using gasket' [patent_app_type] => new [patent_app_number] => 10/487472 [patent_app_country] => US [patent_app_date] => 2004-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5392 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0239/20040239048.pdf [firstpage_image] =>[orig_patent_app_number] => 10487472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 925486 [patent_doc_number] => 07316784 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-08 [patent_title] => 'Method of patterning transparent conductive film, thin film transistor substrate using the same and fabricating method thereof' [patent_app_type] => utility [patent_app_number] => 10/774701 [patent_app_country] => US [patent_app_date] => 2004-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 50 [patent_figures_cnt] => 50 [patent_no_of_words] => 17194 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 247 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/316/07316784.pdf [firstpage_image] =>[orig_patent_app_number] => 10774701 [rel_patent_id] =>[rel_patent_doc_number] =>)