
Norca Liz Torres Velazquez
Examiner (ID: 4407, Phone: (571)272-1484 , Office: P/3991 )
| Most Active Art Unit | 1771 |
| Art Unit(s) | 1786, 1771, OPLA, 3991, 1763, 1794 |
| Total Applications | 823 |
| Issued Applications | 509 |
| Pending Applications | 40 |
| Abandoned Applications | 273 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18731489
[patent_doc_number] => 20230345798
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => DISPLAY SUBSTRATE, MANFFACTURING METHOD THEREOF, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/636147
[patent_app_country] => US
[patent_app_date] => 2021-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12403
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17636147
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/636147 | DISPLAY SUBSTRATE, MANFFACTURING METHOD THEREOF, AND DISPLAY DEVICE | Apr 24, 2021 | Pending |
Array
(
[id] => 17010876
[patent_doc_number] => 20210242037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => METHOD FOR FABRICATING SEMICONDUCTOR INTERCONNECT STRUCTURE AND SEMICONDUCTOR STRUCTURE THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/236933
[patent_app_country] => US
[patent_app_date] => 2021-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4536
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17236933
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/236933 | Method for fabricating semiconductor interconnect structure and semiconductor structure thereof | Apr 20, 2021 | Issued |
Array
(
[id] => 17188820
[patent_doc_number] => 20210335705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => TERMINAL STRUCTURE AND WIRING SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 17/235690
[patent_app_country] => US
[patent_app_date] => 2021-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9617
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17235690
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/235690 | Terminal structure and wiring substrate | Apr 19, 2021 | Issued |
Array
(
[id] => 19733777
[patent_doc_number] => 12211779
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-28
[patent_title] => Semiconductor package having multiple substrates
[patent_app_type] => utility
[patent_app_number] => 17/233081
[patent_app_country] => US
[patent_app_date] => 2021-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 9076
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17233081
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/233081 | Semiconductor package having multiple substrates | Apr 15, 2021 | Issued |
Array
(
[id] => 19705119
[patent_doc_number] => 12199167
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-14
[patent_title] => Gate line plug structures for advanced integrated circuit structure fabrication
[patent_app_type] => utility
[patent_app_number] => 17/216550
[patent_app_country] => US
[patent_app_date] => 2021-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 121
[patent_figures_cnt] => 224
[patent_no_of_words] => 73914
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17216550
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/216550 | Gate line plug structures for advanced integrated circuit structure fabrication | Mar 28, 2021 | Issued |
Array
(
[id] => 18670112
[patent_doc_number] => 11777024
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Nitride semiconductor device and fabrication method therefor
[patent_app_type] => utility
[patent_app_number] => 17/212619
[patent_app_country] => US
[patent_app_date] => 2021-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 39
[patent_no_of_words] => 21492
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17212619
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/212619 | Nitride semiconductor device and fabrication method therefor | Mar 24, 2021 | Issued |
Array
(
[id] => 17926029
[patent_doc_number] => 11469293
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-11
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 17/209076
[patent_app_country] => US
[patent_app_date] => 2021-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 8942
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 303
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17209076
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/209076 | Display device | Mar 21, 2021 | Issued |
Array
(
[id] => 20148399
[patent_doc_number] => 12382760
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Light emitting diode package
[patent_app_type] => utility
[patent_app_number] => 17/193447
[patent_app_country] => US
[patent_app_date] => 2021-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 3389
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 319
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17193447
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/193447 | Light emitting diode package | Mar 4, 2021 | Issued |
Array
(
[id] => 17893401
[patent_doc_number] => 11456385
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-27
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/172261
[patent_app_country] => US
[patent_app_date] => 2021-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 30
[patent_no_of_words] => 13279
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17172261
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/172261 | Semiconductor device and manufacturing method thereof | Feb 9, 2021 | Issued |
Array
(
[id] => 17797630
[patent_doc_number] => 20220256722
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-11
[patent_title] => ELECTRONIC DEVICE PACKAGE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/169226
[patent_app_country] => US
[patent_app_date] => 2021-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6041
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17169226
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/169226 | ELECTRONIC DEVICE PACKAGE AND METHOD OF MANUFACTURING THE SAME | Feb 4, 2021 | Abandoned |
Array
(
[id] => 16850899
[patent_doc_number] => 20210151644
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/161508
[patent_app_country] => US
[patent_app_date] => 2021-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9476
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17161508
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/161508 | Light emitting device | Jan 27, 2021 | Issued |
Array
(
[id] => 17752710
[patent_doc_number] => 20220230915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-21
[patent_title] => ELECTRONIC DEVICE PACKAGE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/151067
[patent_app_country] => US
[patent_app_date] => 2021-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6000
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17151067
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/151067 | Electronic device package and method of manufacturing the same | Jan 14, 2021 | Issued |
Array
(
[id] => 17347123
[patent_doc_number] => 20220013454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-13
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/149216
[patent_app_country] => US
[patent_app_date] => 2021-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8187
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17149216
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/149216 | Semiconductor package | Jan 13, 2021 | Issued |
Array
(
[id] => 16850608
[patent_doc_number] => 20210151353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => 3D Integrated Circuit and Methods of Forming the Same
[patent_app_type] => utility
[patent_app_number] => 17/140794
[patent_app_country] => US
[patent_app_date] => 2021-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4154
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17140794
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/140794 | 3D Integrated Circuit and Methods of Forming the Same | Jan 3, 2021 | Pending |
Array
(
[id] => 19796354
[patent_doc_number] => 12237325
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-25
[patent_title] => Three-dimensional field effect device
[patent_app_type] => utility
[patent_app_number] => 17/136860
[patent_app_country] => US
[patent_app_date] => 2020-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 10368
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17136860
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/136860 | Three-dimensional field effect device | Dec 28, 2020 | Issued |
Array
(
[id] => 16752598
[patent_doc_number] => 20210104610
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-08
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/124225
[patent_app_country] => US
[patent_app_date] => 2020-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7511
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17124225
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/124225 | SEMICONDUCTOR DEVICE | Dec 15, 2020 | Abandoned |
Array
(
[id] => 16781591
[patent_doc_number] => 20210118670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => SEMICONDUCTOR STRUCTURE HAVING A Si SUBSTRATE HETEROINTEGRATED WITH GaN AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/116585
[patent_app_country] => US
[patent_app_date] => 2020-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2877
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17116585
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/116585 | Semiconductor structure having a Si substrate heterointegrated with GaN and method for fabricating the same | Dec 8, 2020 | Issued |
Array
(
[id] => 16781813
[patent_doc_number] => 20210118892
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => Memory Cells, Memory Arrays, and Methods of Forming Memory Arrays
[patent_app_type] => utility
[patent_app_number] => 17/113934
[patent_app_country] => US
[patent_app_date] => 2020-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6409
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17113934
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/113934 | Memory cells, memory arrays, and methods of forming memory arrays | Dec 6, 2020 | Issued |
Array
(
[id] => 19341427
[patent_doc_number] => 12051622
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Passivation layer and planarization layer and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/112119
[patent_app_country] => US
[patent_app_date] => 2020-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 6653
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17112119
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/112119 | Passivation layer and planarization layer and method of forming the same | Dec 3, 2020 | Issued |
Array
(
[id] => 19356930
[patent_doc_number] => 12057387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Decoupling capacitor inside gate cut trench
[patent_app_type] => utility
[patent_app_number] => 17/110381
[patent_app_country] => US
[patent_app_date] => 2020-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 10724
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17110381
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/110381 | Decoupling capacitor inside gate cut trench | Dec 2, 2020 | Issued |