Norman M. Wright

Array ( [id] => 1553147 [patent_doc_number] => 06446224 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-03 [patent_title] => 'Method and apparatus for prioritizing and handling errors in a computer system' [patent_app_type] => B1 [patent_app_number] => 08/397910 [patent_app_country] => US [patent_app_date] => 1995-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4550 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/446/06446224.pdf [firstpage_image] =>[orig_patent_app_number] => 08397910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3659968 [patent_doc_number] => 05640506 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-17 [patent_title] => 'Integrity protection for parity calculation for raid parity cache' [patent_app_type] => 1 [patent_app_number] => 8/388931 [patent_app_country] => US [patent_app_date] => 1995-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3867 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/640/05640506.pdf [firstpage_image] =>[orig_patent_app_number] => 388931 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3588635 [patent_doc_number] => 05524206 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-04 [patent_title] => 'Sub-CPU monitoring system including dual port memory' [patent_app_type] => 1 [patent_app_number] => 8/384458 [patent_app_country] => US [patent_app_date] => 1995-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3673 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 406 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/524/05524206.pdf [firstpage_image] =>[orig_patent_app_number] => 384458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1592499 [patent_doc_number] => 06360335 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Loss metrics in a communication network' [patent_app_type] => B1 [patent_app_number] => 08/378745 [patent_app_country] => US [patent_app_date] => 1995-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 20 [patent_no_of_words] => 21308 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/360/06360335.pdf [firstpage_image] =>[orig_patent_app_number] => 08378745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1592514 [patent_doc_number] => 06360338 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Enhanced instrumentation software in fault tolerant systems' [patent_app_type] => B1 [patent_app_number] => 08/377390 [patent_app_country] => US [patent_app_date] => 1995-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4274 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/360/06360338.pdf [firstpage_image] =>[orig_patent_app_number] => 08377390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3506655 [patent_doc_number] => 05537632 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-16 [patent_title] => 'Method and system for fault coverage testing memory' [patent_app_type] => 1 [patent_app_number] => 8/376447 [patent_app_country] => US [patent_app_date] => 1995-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 7281 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/537/05537632.pdf [firstpage_image] =>[orig_patent_app_number] => 376447 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3560882 [patent_doc_number] => 05546535 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-13 [patent_title] => 'Multiple controller sharing in a redundant storage array' [patent_app_type] => 1 [patent_app_number] => 8/372874 [patent_app_country] => US [patent_app_date] => 1995-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7558 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/546/05546535.pdf [firstpage_image] =>[orig_patent_app_number] => 372874 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4312979 [patent_doc_number] => 06237120 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Program patching of a ROM' [patent_app_type] => 1 [patent_app_number] => 8/368758 [patent_app_country] => US [patent_app_date] => 1995-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 4222 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 429 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/237/06237120.pdf [firstpage_image] =>[orig_patent_app_number] => 368758 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3700245 [patent_doc_number] => 05644702 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Microcomputer, microcomputer containing apparatus, and IC card' [patent_app_type] => 1 [patent_app_number] => 8/361600 [patent_app_country] => US [patent_app_date] => 1994-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 3416 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/644/05644702.pdf [firstpage_image] =>[orig_patent_app_number] => 361600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633179 [patent_doc_number] => 05615332 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-25 [patent_title] => 'Debugging aid apparatus' [patent_app_type] => 1 [patent_app_number] => 8/359387 [patent_app_country] => US [patent_app_date] => 1994-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 30 [patent_no_of_words] => 6409 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 286 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/615/05615332.pdf [firstpage_image] =>[orig_patent_app_number] => 359387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3579236 [patent_doc_number] => 05485577 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-16 [patent_title] => 'Method and apparatus for incremental delivery of access rights' [patent_app_type] => 1 [patent_app_number] => 8/358340 [patent_app_country] => US [patent_app_date] => 1994-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5848 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 247 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/485/05485577.pdf [firstpage_image] =>[orig_patent_app_number] => 358340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3531816 [patent_doc_number] => 05530806 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-25 [patent_title] => 'Method and apparatus for storing and retrieving routing information in a network node' [patent_app_type] => 1 [patent_app_number] => 8/356930 [patent_app_country] => US [patent_app_date] => 1994-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 8163 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/530/05530806.pdf [firstpage_image] =>[orig_patent_app_number] => 356930 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3681254 [patent_doc_number] => 05600783 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-04 [patent_title] => 'Disc array system having disc storage devices dispersed on plural boards and accessible at withdrawal of part of the boards' [patent_app_type] => 1 [patent_app_number] => 8/350080 [patent_app_country] => US [patent_app_date] => 1994-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 12013 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/600/05600783.pdf [firstpage_image] =>[orig_patent_app_number] => 350080 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3472723 [patent_doc_number] => 05469451 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-21 [patent_title] => 'Error detection and correction of a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/347220 [patent_app_country] => US [patent_app_date] => 1994-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1372 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/469/05469451.pdf [firstpage_image] =>[orig_patent_app_number] => 347220 [rel_patent_id] =>[rel_patent_doc_number] =>)