| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3518420
[patent_doc_number] => 05515504
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-07
[patent_title] => 'Method for checking conformity to a standard of a representative module of a circuit dedicated to management of a communications protocol, and system for implementing it'
[patent_app_type] => 1
[patent_app_number] => 7/997642
[patent_app_country] => US
[patent_app_date] => 1992-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3476
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/515/05515504.pdf
[firstpage_image] =>[orig_patent_app_number] => 997642
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/997642 | Method for checking conformity to a standard of a representative module of a circuit dedicated to management of a communications protocol, and system for implementing it | Dec 27, 1992 | Issued |
Array
(
[id] => 3438157
[patent_doc_number] => 05404500
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-04
[patent_title] => 'Storage control system with improved system and technique for destaging data from nonvolatile memory'
[patent_app_type] => 1
[patent_app_number] => 7/993250
[patent_app_country] => US
[patent_app_date] => 1992-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4130
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/404/05404500.pdf
[firstpage_image] =>[orig_patent_app_number] => 993250
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/993250 | Storage control system with improved system and technique for destaging data from nonvolatile memory | Dec 16, 1992 | Issued |
| 07/983930 | SYNCHRONIZATION FOR OUT OF ORDER FLOATING POINT DATA LOADS | Nov 30, 1992 | Abandoned |
Array
(
[id] => 3795436
[patent_doc_number] => 05758055
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-26
[patent_title] => 'Method/apparatus having an alternate means of initializing an information processing system'
[patent_app_type] => 1
[patent_app_number] => 7/982438
[patent_app_country] => US
[patent_app_date] => 1992-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2436
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/758/05758055.pdf
[firstpage_image] =>[orig_patent_app_number] => 982438
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/982438 | Method/apparatus having an alternate means of initializing an information processing system | Nov 26, 1992 | Issued |
| 07/980670 | FULL SCAN OPTIMIZATION TECHNIQUE USING DRIVE ONE/DRIVE ZERO ELEMENTS AND MULTIPLE CAPTURE CLOCKING | Nov 23, 1992 | Abandoned |
Array
(
[id] => 3050738
[patent_doc_number] => 05377208
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-27
[patent_title] => 'Transmission system with random error and burst error correction for a cyclically coded digital signal'
[patent_app_type] => 1
[patent_app_number] => 7/966790
[patent_app_country] => US
[patent_app_date] => 1992-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3798
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/377/05377208.pdf
[firstpage_image] =>[orig_patent_app_number] => 966790
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/966790 | Transmission system with random error and burst error correction for a cyclically coded digital signal | Oct 26, 1992 | Issued |
Array
(
[id] => 3430726
[patent_doc_number] => 05434997
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-18
[patent_title] => 'Method and apparatus for testing and debugging a tightly coupled mirrored processing system'
[patent_app_type] => 1
[patent_app_number] => 7/955980
[patent_app_country] => US
[patent_app_date] => 1992-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 11379
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/434/05434997.pdf
[firstpage_image] =>[orig_patent_app_number] => 955980
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/955980 | Method and apparatus for testing and debugging a tightly coupled mirrored processing system | Oct 1, 1992 | Issued |
| 07/954203 | DISTRIBUTED DEVICE STATUS IN A CLUSTERED SYSTEM ENVIRONMENT | Sep 29, 1992 | Abandoned |
Array
(
[id] => 3425176
[patent_doc_number] => 05444859
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-08-22
[patent_title] => 'Method and apparatus for tracing multiple errors in a computer system subsequent to the first occurence and prior to the stopping of the clock in response thereto'
[patent_app_type] => 1
[patent_app_number] => 7/953543
[patent_app_country] => US
[patent_app_date] => 1992-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5541
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/444/05444859.pdf
[firstpage_image] =>[orig_patent_app_number] => 953543
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/953543 | Method and apparatus for tracing multiple errors in a computer system subsequent to the first occurence and prior to the stopping of the clock in response thereto | Sep 28, 1992 | Issued |
Array
(
[id] => 3526113
[patent_doc_number] => 05513317
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-30
[patent_title] => 'System and method for permitting rapid refinement of data output from a debugger'
[patent_app_type] => 1
[patent_app_number] => 7/943163
[patent_app_country] => US
[patent_app_date] => 1992-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2146
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/513/05513317.pdf
[firstpage_image] =>[orig_patent_app_number] => 943163
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/943163 | System and method for permitting rapid refinement of data output from a debugger | Sep 9, 1992 | Issued |
Array
(
[id] => 3425697
[patent_doc_number] => 05454000
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-09-26
[patent_title] => 'Method and system for authenticating files'
[patent_app_type] => 1
[patent_app_number] => 7/912428
[patent_app_country] => US
[patent_app_date] => 1992-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2436
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/454/05454000.pdf
[firstpage_image] =>[orig_patent_app_number] => 912428
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/912428 | Method and system for authenticating files | Jul 12, 1992 | Issued |
Array
(
[id] => 3438089
[patent_doc_number] => 05404496
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-04
[patent_title] => 'Computer-based system and method for debugging a computer system implementation'
[patent_app_type] => 1
[patent_app_number] => 7/907367
[patent_app_country] => US
[patent_app_date] => 1992-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4482
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/404/05404496.pdf
[firstpage_image] =>[orig_patent_app_number] => 907367
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/907367 | Computer-based system and method for debugging a computer system implementation | Jun 30, 1992 | Issued |
Array
(
[id] => 3438414
[patent_doc_number] => 05416920
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-16
[patent_title] => 'Method of automatically testing an extended buffer memory'
[patent_app_type] => 1
[patent_app_number] => 7/896438
[patent_app_country] => US
[patent_app_date] => 1992-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 3615
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/416/05416920.pdf
[firstpage_image] =>[orig_patent_app_number] => 896438
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/896438 | Method of automatically testing an extended buffer memory | Jun 9, 1992 | Issued |
Array
(
[id] => 3122538
[patent_doc_number] => 05408644
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-18
[patent_title] => 'Method and apparatus for improving the performance of partial stripe operations in a disk array subsystem'
[patent_app_type] => 1
[patent_app_number] => 7/894067
[patent_app_country] => US
[patent_app_date] => 1992-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 20332
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/408/05408644.pdf
[firstpage_image] =>[orig_patent_app_number] => 894067
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/894067 | Method and apparatus for improving the performance of partial stripe operations in a disk array subsystem | Jun 4, 1992 | Issued |
Array
(
[id] => 3576612
[patent_doc_number] => 05483638
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-09
[patent_title] => 'Microcomputer with test mode switching function'
[patent_app_type] => 1
[patent_app_number] => 7/893118
[patent_app_country] => US
[patent_app_date] => 1992-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4345
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/483/05483638.pdf
[firstpage_image] =>[orig_patent_app_number] => 893118
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/893118 | Microcomputer with test mode switching function | Jun 2, 1992 | Issued |
Array
(
[id] => 3460433
[patent_doc_number] => 05386544
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-31
[patent_title] => 'Data processing system with a standby process mechanism for saving and restoring operations'
[patent_app_type] => 1
[patent_app_number] => 7/886238
[patent_app_country] => US
[patent_app_date] => 1992-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 3457
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/386/05386544.pdf
[firstpage_image] =>[orig_patent_app_number] => 886238
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/886238 | Data processing system with a standby process mechanism for saving and restoring operations | May 20, 1992 | Issued |
| 07/882268 | PROGRAM PATCHING OF A ROM | May 12, 1992 | Abandoned |
Array
(
[id] => 3047214
[patent_doc_number] => 05373511
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-13
[patent_title] => 'Method for decoding a reed solomon encoded signal with inner code and apparatus for doing same'
[patent_app_type] => 1
[patent_app_number] => 7/877918
[patent_app_country] => US
[patent_app_date] => 1992-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3245
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/373/05373511.pdf
[firstpage_image] =>[orig_patent_app_number] => 877918
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/877918 | Method for decoding a reed solomon encoded signal with inner code and apparatus for doing same | May 3, 1992 | Issued |
Array
(
[id] => 3007464
[patent_doc_number] => 05363379
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-11-08
[patent_title] => 'FDDI network test adaptor error injection circuit'
[patent_app_type] => 1
[patent_app_number] => 7/876835
[patent_app_country] => US
[patent_app_date] => 1992-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2397
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/363/05363379.pdf
[firstpage_image] =>[orig_patent_app_number] => 876835
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/876835 | FDDI network test adaptor error injection circuit | Apr 29, 1992 | Issued |
| 07/868770 | MULTIPROCESSOR SYSTEM | Apr 15, 1992 | Abandoned |