Norman M. Wright

Array ( [id] => 3082209 [patent_doc_number] => 05361345 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-01 [patent_title] => 'Critical line first paging system' [patent_app_type] => 1 [patent_app_number] => 7/762839 [patent_app_country] => US [patent_app_date] => 1991-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 4542 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/361/05361345.pdf [firstpage_image] =>[orig_patent_app_number] => 762839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3004313 [patent_doc_number] => 05347647 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-13 [patent_title] => 'Method of predicting the performance of an emulated computer system' [patent_app_type] => 1 [patent_app_number] => 7/737263 [patent_app_country] => US [patent_app_date] => 1991-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1303 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/347/05347647.pdf [firstpage_image] =>[orig_patent_app_number] => 737263 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3108012 [patent_doc_number] => 05291590 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-01 [patent_title] => 'Method of detecting and processing abnormal message output from computer system and detecting and processing apparatus therefor' [patent_app_type] => 1 [patent_app_number] => 7/727739 [patent_app_country] => US [patent_app_date] => 1991-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2578 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/291/05291590.pdf [firstpage_image] =>[orig_patent_app_number] => 727739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3061135 [patent_doc_number] => 05305331 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-19 [patent_title] => 'Data logging apparatus with memory and pattern testing device' [patent_app_type] => 1 [patent_app_number] => 7/684411 [patent_app_country] => US [patent_app_date] => 1991-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4301 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 382 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/305/05305331.pdf [firstpage_image] =>[orig_patent_app_number] => 684411 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3068745 [patent_doc_number] => 05339322 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-16 [patent_title] => 'Cache tag parity detect circuit' [patent_app_type] => 1 [patent_app_number] => 7/677313 [patent_app_country] => US [patent_app_date] => 1991-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 3396 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/339/05339322.pdf [firstpage_image] =>[orig_patent_app_number] => 677313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2928620 [patent_doc_number] => 05193093 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-03-09 [patent_title] => 'Data transfer process with loop checking' [patent_app_type] => 1 [patent_app_number] => 7/470793 [patent_app_country] => US [patent_app_date] => 1990-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 13668 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 428 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/193/05193093.pdf [firstpage_image] =>[orig_patent_app_number] => 470793 [rel_patent_id] =>[rel_patent_doc_number] =>)