Nourali Mansoury

Array ( [id] => 1250213 [patent_doc_number] => 06675237 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-06 [patent_title] => 'System and intelligent dock using a symmetric extended bus bridge and method therefor' [patent_app_type] => B1 [patent_app_number] => 09/633826 [patent_app_country] => US [patent_app_date] => 2000-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 3191 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/675/06675237.pdf [firstpage_image] =>[orig_patent_app_number] => 09633826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7631592 [patent_doc_number] => 06665745 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-16 [patent_title] => 'Method and system for peripheral ordering' [patent_app_type] => B1 [patent_app_number] => 09/632901 [patent_app_country] => US [patent_app_date] => 2000-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3258 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 9 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/665/06665745.pdf [firstpage_image] =>[orig_patent_app_number] => 09632901 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1258256 [patent_doc_number] => 06671747 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-30 [patent_title] => 'System, apparatus, method, and computer program for execution-order preserving uncached write combine operation' [patent_app_type] => B1 [patent_app_number] => 09/632278 [patent_app_country] => US [patent_app_date] => 2000-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 20937 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/671/06671747.pdf [firstpage_image] =>[orig_patent_app_number] => 09632278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1248755 [patent_doc_number] => 06678746 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-13 [patent_title] => 'Processing network packets' [patent_app_type] => B1 [patent_app_number] => 09/630033 [patent_app_country] => US [patent_app_date] => 2000-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3219 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/678/06678746.pdf [firstpage_image] =>[orig_patent_app_number] => 09630033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1314098 [patent_doc_number] => 06622177 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Dynamic management of addresses to an input/output (I/O) device' [patent_app_type] => B1 [patent_app_number] => 09/626519 [patent_app_country] => US [patent_app_date] => 2000-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 9842 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/622/06622177.pdf [firstpage_image] =>[orig_patent_app_number] => 09626519 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7645880 [patent_doc_number] => 06477643 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-05 [patent_title] => 'Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like)' [patent_app_type] => B1 [patent_app_number] => 09/613217 [patent_app_country] => US [patent_app_date] => 2000-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 26 [patent_no_of_words] => 8076 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/477/06477643.pdf [firstpage_image] =>[orig_patent_app_number] => 09613217 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1243028 [patent_doc_number] => 06684264 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-27 [patent_title] => 'Method of simplifying machine operation' [patent_app_type] => B1 [patent_app_number] => 09/596077 [patent_app_country] => US [patent_app_date] => 2000-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 20 [patent_no_of_words] => 6358 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/684/06684264.pdf [firstpage_image] =>[orig_patent_app_number] => 09596077 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1360926 [patent_doc_number] => 06587897 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-01 [patent_title] => 'Method for enhanced I/O in an emulated computing environment' [patent_app_type] => B1 [patent_app_number] => 09/595653 [patent_app_country] => US [patent_app_date] => 2000-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3814 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/587/06587897.pdf [firstpage_image] =>[orig_patent_app_number] => 09595653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1308439 [patent_doc_number] => 06629168 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-30 [patent_title] => 'Byte-swapping for efficient use of memory' [patent_app_type] => B1 [patent_app_number] => 09/595581 [patent_app_country] => US [patent_app_date] => 2000-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 6043 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/629/06629168.pdf [firstpage_image] =>[orig_patent_app_number] => 09595581 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1196831 [patent_doc_number] => 06732191 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-04 [patent_title] => 'Web interface to an input/output device' [patent_app_type] => B1 [patent_app_number] => 09/595159 [patent_app_country] => US [patent_app_date] => 2000-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4964 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/732/06732191.pdf [firstpage_image] =>[orig_patent_app_number] => 09595159 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1347508 [patent_doc_number] => 06598098 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-22 [patent_title] => 'System having a port with two operating modes' [patent_app_type] => B1 [patent_app_number] => 09/594333 [patent_app_country] => US [patent_app_date] => 2000-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5111 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/598/06598098.pdf [firstpage_image] =>[orig_patent_app_number] => 09594333 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1180740 [patent_doc_number] => 06754736 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-22 [patent_title] => 'Information processing apparatus, data inputting/outputting method, and program storage medium therefor' [patent_app_type] => B1 [patent_app_number] => 09/593425 [patent_app_country] => US [patent_app_date] => 2000-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 26 [patent_no_of_words] => 12382 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/754/06754736.pdf [firstpage_image] =>[orig_patent_app_number] => 09593425 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1234162 [patent_doc_number] => 06697887 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-24 [patent_title] => 'System and method for interfacing between a media access controller and a number of physical layer devices using data addressing' [patent_app_type] => B1 [patent_app_number] => 09/594232 [patent_app_country] => US [patent_app_date] => 2000-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4829 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/697/06697887.pdf [firstpage_image] =>[orig_patent_app_number] => 09594232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1308389 [patent_doc_number] => 06629160 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-30 [patent_title] => 'Direct memory access controller' [patent_app_type] => B1 [patent_app_number] => 09/592865 [patent_app_country] => US [patent_app_date] => 2000-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11613 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/629/06629160.pdf [firstpage_image] =>[orig_patent_app_number] => 09592865 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7633118 [patent_doc_number] => 06658502 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-02 [patent_title] => 'Multi-channel and multi-modal direct memory access controller for optimizing performance of host bus' [patent_app_type] => B1 [patent_app_number] => 09/593448 [patent_app_country] => US [patent_app_date] => 2000-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3602 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 6 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/658/06658502.pdf [firstpage_image] =>[orig_patent_app_number] => 09593448 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1161245 [patent_doc_number] => 06775725 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-10 [patent_title] => 'Preparation and execution of a program in an additional chip card of a terminal' [patent_app_type] => B1 [patent_app_number] => 09/586968 [patent_app_country] => US [patent_app_date] => 2000-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3862 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/775/06775725.pdf [firstpage_image] =>[orig_patent_app_number] => 09586968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1366056 [patent_doc_number] => 06584515 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'NC controlling system with independent programs for appended equipment' [patent_app_type] => B1 [patent_app_number] => 09/586782 [patent_app_country] => US [patent_app_date] => 2000-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2774 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/584/06584515.pdf [firstpage_image] =>[orig_patent_app_number] => 09586782 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1418426 [patent_doc_number] => 06546438 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-08 [patent_title] => 'System for interfacing components' [patent_app_type] => B1 [patent_app_number] => 09/586286 [patent_app_country] => US [patent_app_date] => 2000-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 22 [patent_no_of_words] => 9923 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/546/06546438.pdf [firstpage_image] =>[orig_patent_app_number] => 09586286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1236212 [patent_doc_number] => 06694396 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-17 [patent_title] => 'Interfacing an NRSS-A smart card within an NRSS-B PCMCIA' [patent_app_type] => B1 [patent_app_number] => 09/585295 [patent_app_country] => US [patent_app_date] => 2000-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2299 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/694/06694396.pdf [firstpage_image] =>[orig_patent_app_number] => 09585295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1314151 [patent_doc_number] => 06622184 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Information processing system' [patent_app_type] => B1 [patent_app_number] => 09/585351 [patent_app_country] => US [patent_app_date] => 2000-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4162 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/622/06622184.pdf [firstpage_image] =>[orig_patent_app_number] => 09585351 [rel_patent_id] =>[rel_patent_doc_number] =>)