
Octavian Rotaru
Examiner (ID: 9637, Phone: (571)270-7950 , Office: P/3624 )
| Most Active Art Unit | 3624 |
| Art Unit(s) | 3624 |
| Total Applications | 478 |
| Issued Applications | 123 |
| Pending Applications | 75 |
| Abandoned Applications | 289 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9637057
[patent_doc_number] => 20140215166
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-31
[patent_title] => 'APPARATUS FOR STORING/READING DATA IN A MEMORY ARRAY OF A TRANSPONDER'
[patent_app_type] => utility
[patent_app_number] => 14/183406
[patent_app_country] => US
[patent_app_date] => 2014-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6020
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14183406
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/183406 | Apparatus for storing/reading data in a memory array of a transponder | Feb 17, 2014 | Issued |
Array
(
[id] => 9540020
[patent_doc_number] => 20140164667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-12
[patent_title] => 'FLEXIBLE AND EXPANDABLE MEMORY ARCHITECTURES'
[patent_app_type] => utility
[patent_app_number] => 14/182028
[patent_app_country] => US
[patent_app_date] => 2014-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5984
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14182028
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/182028 | Flexible and expandable memory architectures | Feb 16, 2014 | Issued |
Array
(
[id] => 9673304
[patent_doc_number] => 20140237166
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-21
[patent_title] => 'HIGHER-LEVEL REDUNDANCY INFORMATION COMPUTATION'
[patent_app_type] => utility
[patent_app_number] => 14/181252
[patent_app_country] => US
[patent_app_date] => 2014-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 28047
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14181252
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/181252 | Higher-level redundancy information computation | Feb 13, 2014 | Issued |
Array
(
[id] => 10342459
[patent_doc_number] => 20150227464
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'ADAPTIVELY ENABLING AND DISABLING SNOOPING FASTPATH COMMANDS'
[patent_app_type] => utility
[patent_app_number] => 14/176775
[patent_app_country] => US
[patent_app_date] => 2014-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5757
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14176775
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/176775 | Adaptively enabling and disabling snooping fastpath commands | Feb 9, 2014 | Issued |
Array
(
[id] => 10210590
[patent_doc_number] => 20150095581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'DATA CACHING POLICY IN MULTIPLE TENANT ENTERPRISE RESOURCE PLANNING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/175167
[patent_app_country] => US
[patent_app_date] => 2014-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4408
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14175167
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/175167 | Data caching policy in multiple tenant enterprise resource planning system | Feb 6, 2014 | Issued |
Array
(
[id] => 9599034
[patent_doc_number] => 20140195715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-10
[patent_title] => 'SCALABLE MEMORY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/172946
[patent_app_country] => US
[patent_app_date] => 2014-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 15886
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14172946
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/172946 | SCALABLE MEMORY SYSTEM | Feb 4, 2014 | Abandoned |
Array
(
[id] => 10131071
[patent_doc_number] => 09164906
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-10-20
[patent_title] => 'System and method for improving cache performance'
[patent_app_type] => utility
[patent_app_number] => 14/172610
[patent_app_country] => US
[patent_app_date] => 2014-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 6252
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14172610
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/172610 | System and method for improving cache performance | Feb 3, 2014 | Issued |
Array
(
[id] => 9513157
[patent_doc_number] => 20140149649
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-29
[patent_title] => 'MEASURE OF HEALTH FOR WRITING TO LOCATIONS IN FLASH'
[patent_app_type] => utility
[patent_app_number] => 14/169847
[patent_app_country] => US
[patent_app_date] => 2014-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4626
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14169847
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/169847 | Measure of health for writing to locations in flash | Jan 30, 2014 | Issued |
Array
(
[id] => 10603052
[patent_doc_number] => 09323615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-26
[patent_title] => 'Efficient data reads from distributed storage systems'
[patent_app_type] => utility
[patent_app_number] => 14/169322
[patent_app_country] => US
[patent_app_date] => 2014-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 24
[patent_no_of_words] => 14732
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14169322
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/169322 | Efficient data reads from distributed storage systems | Jan 30, 2014 | Issued |
Array
(
[id] => 11193549
[patent_doc_number] => 09424366
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-08-23
[patent_title] => 'Reducing power consumption in ternary content addressable memory (TCAM)'
[patent_app_type] => utility
[patent_app_number] => 14/167119
[patent_app_country] => US
[patent_app_date] => 2014-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4897
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14167119
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/167119 | Reducing power consumption in ternary content addressable memory (TCAM) | Jan 28, 2014 | Issued |
Array
(
[id] => 11910045
[patent_doc_number] => 09778854
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-03
[patent_title] => 'Computer system and method for controlling hierarchical storage therefor'
[patent_app_type] => utility
[patent_app_number] => 14/787905
[patent_app_country] => US
[patent_app_date] => 2014-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 15751
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14787905
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/787905 | Computer system and method for controlling hierarchical storage therefor | Jan 14, 2014 | Issued |
Array
(
[id] => 9465343
[patent_doc_number] => 20140129770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-08
[patent_title] => 'STORAGE SYSTEM USING REAL DATA STORAGE AREA DYNAMIC ALLOCATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/155908
[patent_app_country] => US
[patent_app_date] => 2014-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 13121
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14155908
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/155908 | Storage system using real data storage area dynamic allocation method | Jan 14, 2014 | Issued |
Array
(
[id] => 9814467
[patent_doc_number] => 20150026412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-22
[patent_title] => 'NON-BLOCKING QUEUE-BASED CLOCK REPLACEMENT ALGORITHM'
[patent_app_type] => utility
[patent_app_number] => 14/144358
[patent_app_country] => US
[patent_app_date] => 2013-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5927
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14144358
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/144358 | Non-blocking queue-based clock replacement algorithm | Dec 29, 2013 | Issued |
Array
(
[id] => 10847646
[patent_doc_number] => 08874847
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-28
[patent_title] => 'Active memory processor system'
[patent_app_type] => utility
[patent_app_number] => 14/143494
[patent_app_country] => US
[patent_app_date] => 2013-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3305
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14143494
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/143494 | Active memory processor system | Dec 29, 2013 | Issued |
Array
(
[id] => 10301044
[patent_doc_number] => 20150186044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-02
[patent_title] => 'SYSTEMS AND METHODS FOR IMPROVING SNAPSHOT PERFORMANCE'
[patent_app_type] => utility
[patent_app_number] => 14/143194
[patent_app_country] => US
[patent_app_date] => 2013-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5960
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14143194
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/143194 | Systems and methods for improving snapshot performance | Dec 29, 2013 | Issued |
Array
(
[id] => 10610690
[patent_doc_number] => 09330727
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-05-03
[patent_title] => 'Binding a data object to a rotational hard drive'
[patent_app_type] => utility
[patent_app_number] => 14/143174
[patent_app_country] => US
[patent_app_date] => 2013-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3687
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14143174
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/143174 | Binding a data object to a rotational hard drive | Dec 29, 2013 | Issued |
Array
(
[id] => 10302419
[patent_doc_number] => 20150187419
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-02
[patent_title] => 'METHOD AND SYSTEM FOR RECONFIGURABLE PARALLEL LOOKUPS USING MULTIPLE SHARED MEMORIES'
[patent_app_type] => utility
[patent_app_number] => 14/142511
[patent_app_country] => US
[patent_app_date] => 2013-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6345
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14142511
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/142511 | Method and system for reconfigurable parallel lookups using multiple shared memories | Dec 26, 2013 | Issued |
Array
(
[id] => 10301069
[patent_doc_number] => 20150186069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-02
[patent_title] => 'Pooling of Memory Resources Across Multiple Nodes'
[patent_app_type] => utility
[patent_app_number] => 14/142697
[patent_app_country] => US
[patent_app_date] => 2013-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5322
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14142697
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/142697 | Pooling of memory resources across multiple nodes | Dec 26, 2013 | Issued |
Array
(
[id] => 13004071
[patent_doc_number] => 10025704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-17
[patent_title] => Memory system including PE count circuit and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 14/142720
[patent_app_country] => US
[patent_app_date] => 2013-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 6420
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14142720
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/142720 | Memory system including PE count circuit and method of operating the same | Dec 26, 2013 | Issued |
Array
(
[id] => 10530247
[patent_doc_number] => 09256380
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-02-09
[patent_title] => 'Apparatus and method for packet memory datapath processing in high bandwidth packet processing devices'
[patent_app_type] => utility
[patent_app_number] => 14/142612
[patent_app_country] => US
[patent_app_date] => 2013-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 4208
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14142612
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/142612 | Apparatus and method for packet memory datapath processing in high bandwidth packet processing devices | Dec 26, 2013 | Issued |