
Octavian Rotaru
Examiner (ID: 9637, Phone: (571)270-7950 , Office: P/3624 )
| Most Active Art Unit | 3624 |
| Art Unit(s) | 3624 |
| Total Applications | 478 |
| Issued Applications | 123 |
| Pending Applications | 75 |
| Abandoned Applications | 289 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9176301
[patent_doc_number] => 20130318286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-28
[patent_title] => 'MEASURE OF HEALTH FOR WRITING TO LOCATIONS IN FLASH'
[patent_app_type] => utility
[patent_app_number] => 13/869863
[patent_app_country] => US
[patent_app_date] => 2013-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4585
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13869863
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/869863 | Measure of health for writing to locations in flash | Apr 23, 2013 | Issued |
Array
(
[id] => 10847634
[patent_doc_number] => 08874833
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-10-28
[patent_title] => 'Sequential writes to flash memory'
[patent_app_type] => utility
[patent_app_number] => 13/860394
[patent_app_country] => US
[patent_app_date] => 2013-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3854
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13860394
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/860394 | Sequential writes to flash memory | Apr 9, 2013 | Issued |
Array
(
[id] => 10569270
[patent_doc_number] => 09292441
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-22
[patent_title] => 'Cache synchronization system, cache synchronization method and apparatus thereof'
[patent_app_type] => utility
[patent_app_number] => 13/850648
[patent_app_country] => US
[patent_app_date] => 2013-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 9043
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13850648
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/850648 | Cache synchronization system, cache synchronization method and apparatus thereof | Mar 25, 2013 | Issued |
Array
(
[id] => 10183866
[patent_doc_number] => 09213546
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-15
[patent_title] => 'Implementation of instruction for direct memory copy'
[patent_app_type] => utility
[patent_app_number] => 13/850481
[patent_app_country] => US
[patent_app_date] => 2013-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5906
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13850481
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/850481 | Implementation of instruction for direct memory copy | Mar 25, 2013 | Issued |
Array
(
[id] => 9774258
[patent_doc_number] => 20140297921
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-02
[patent_title] => 'Method of Partitioning Physical Block and Memory System Thereof'
[patent_app_type] => utility
[patent_app_number] => 13/850310
[patent_app_country] => US
[patent_app_date] => 2013-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4222
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13850310
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/850310 | Method of Partitioning Physical Block and Memory System Thereof | Mar 25, 2013 | Abandoned |
Array
(
[id] => 10078780
[patent_doc_number] => 09116628
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-25
[patent_title] => 'Apparatus and method for providing a multicore programming platform'
[patent_app_type] => utility
[patent_app_number] => 13/850194
[patent_app_country] => US
[patent_app_date] => 2013-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 54
[patent_no_of_words] => 10294
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13850194
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/850194 | Apparatus and method for providing a multicore programming platform | Mar 24, 2013 | Issued |
Array
(
[id] => 9083204
[patent_doc_number] => 20130268734
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-10
[patent_title] => 'CACHE HANDLING IN A DATABASE SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/849019
[patent_app_country] => US
[patent_app_date] => 2013-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7232
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13849019
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/849019 | Cache handling in a database system | Mar 21, 2013 | Issued |
Array
(
[id] => 9758748
[patent_doc_number] => 20140289449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-25
[patent_title] => 'STORAGE APPARATUS, STORAGE CONTROLLER AND METHOD FOR RELOCATING DATA IN SOLID STATE DRIVE'
[patent_app_type] => utility
[patent_app_number] => 13/849073
[patent_app_country] => US
[patent_app_date] => 2013-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 13151
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13849073
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/849073 | Storage apparatus, storage controller and method for relocating data in solid state drive | Mar 21, 2013 | Issued |
Array
(
[id] => 9986417
[patent_doc_number] => 09032152
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-12
[patent_title] => 'Cache miss detection filter'
[patent_app_type] => utility
[patent_app_number] => 13/848828
[patent_app_country] => US
[patent_app_date] => 2013-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9400
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13848828
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/848828 | Cache miss detection filter | Mar 21, 2013 | Issued |
Array
(
[id] => 10003132
[patent_doc_number] => 09047226
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-02
[patent_title] => 'Computing device having optimized file system and methods for use therein'
[patent_app_type] => utility
[patent_app_number] => 13/848538
[patent_app_country] => US
[patent_app_date] => 2013-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 6690
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13848538
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/848538 | Computing device having optimized file system and methods for use therein | Mar 20, 2013 | Issued |
Array
(
[id] => 9758783
[patent_doc_number] => 20140289484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-25
[patent_title] => 'PORTABLE APPARATUS USING MULTI-CORE STORAGE MECHANISM AND DATA ACCESS METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 13/848518
[patent_app_country] => US
[patent_app_date] => 2013-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2915
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13848518
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/848518 | Portable apparatus using multi-core storage mechanism and data access method therefor | Mar 20, 2013 | Issued |
Array
(
[id] => 11775854
[patent_doc_number] => 09384799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-05
[patent_title] => 'Advanced memory interfaces and methods'
[patent_app_type] => utility
[patent_app_number] => 13/848703
[patent_app_country] => US
[patent_app_date] => 2013-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 21
[patent_no_of_words] => 13885
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13848703
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/848703 | Advanced memory interfaces and methods | Mar 20, 2013 | Issued |
Array
(
[id] => 8978917
[patent_doc_number] => 20130212347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-15
[patent_title] => 'MULTI-TARGET, POINT-IN-TIME-COPY ARCHITECTURE WITH DATA DEDUPLICATION'
[patent_app_type] => utility
[patent_app_number] => 13/842047
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6126
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13842047
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/842047 | Multi-target, point-in-time-copy architecture with data duplication | Mar 14, 2013 | Issued |
Array
(
[id] => 8991861
[patent_doc_number] => 20130219142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'DELETING RELATIONS IN MULTI-TARGET, POINT-IN-TIME-COPY ARCHITECTURES WITH DATA DEDUPLICATION'
[patent_app_type] => utility
[patent_app_number] => 13/842194
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8057
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13842194
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/842194 | Deleting relations in multi-target, point-in-time-copy architectures with data deduplication | Mar 14, 2013 | Issued |
Array
(
[id] => 9527461
[patent_doc_number] => 08751752
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-10
[patent_title] => 'Invalidating translation lookaside buffer entries in a virtual machine system'
[patent_app_type] => utility
[patent_app_number] => 13/837648
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5919
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13837648
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/837648 | Invalidating translation lookaside buffer entries in a virtual machine system | Mar 14, 2013 | Issued |
Array
(
[id] => 9224898
[patent_doc_number] => 20140019673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-16
[patent_title] => 'DYNAMICALLY ALLOCATING NUMBER OF BITS PER CELL FOR MEMORY LOCATIONS OF A NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 13/830233
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6623
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13830233
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/830233 | Dynamically allocating number of bits per cell for memory locations of a non-volatile memory | Mar 13, 2013 | Issued |
Array
(
[id] => 8952663
[patent_doc_number] => 20130198444
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-01
[patent_title] => 'Enabling Throttling on Average Write Throughput for Solid State Storage Devices'
[patent_app_type] => utility
[patent_app_number] => 13/826386
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6091
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13826386
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/826386 | Enabling throttling on average write throughput for solid state storage devices | Mar 13, 2013 | Issued |
Array
(
[id] => 9378848
[patent_doc_number] => 08683131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-25
[patent_title] => 'Direct memory address for solid-state drives'
[patent_app_type] => utility
[patent_app_number] => 13/798944
[patent_app_country] => US
[patent_app_date] => 2013-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 6654
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13798944
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/798944 | Direct memory address for solid-state drives | Mar 12, 2013 | Issued |
Array
(
[id] => 8902795
[patent_doc_number] => 20130170298
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-04
[patent_title] => 'SCALABLE MEMORY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/776757
[patent_app_country] => US
[patent_app_date] => 2013-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 15910
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13776757
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/776757 | Scalable memory system | Feb 25, 2013 | Issued |
Array
(
[id] => 8868107
[patent_doc_number] => 20130151810
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-13
[patent_title] => 'HYBRID HASH TABLES'
[patent_app_type] => utility
[patent_app_number] => 13/760115
[patent_app_country] => US
[patent_app_date] => 2013-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9605
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13760115
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/760115 | Hybrid hash tables | Feb 5, 2013 | Issued |