Olik Chaudhuri

Array ( [id] => 2484154 [patent_doc_number] => 04820650 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-04-11 [patent_title] => 'Introducing lattice defect with ice particles in semiconductor wafer' [patent_app_type] => 1 [patent_app_number] => 7/121357 [patent_app_country] => US [patent_app_date] => 1987-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1821 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/820/04820650.pdf [firstpage_image] =>[orig_patent_app_number] => 121357 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2488393 [patent_doc_number] => 04859615 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-22 [patent_title] => 'Semiconductor memory cell capacitor and method for making the same' [patent_app_type] => 1 [patent_app_number] => 7/120694 [patent_app_country] => US [patent_app_date] => 1987-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 23 [patent_no_of_words] => 4258 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/859/04859615.pdf [firstpage_image] =>[orig_patent_app_number] => 120694 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2634841 [patent_doc_number] => 04892842 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-01-09 [patent_title] => 'Method of treating an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 7/114884 [patent_app_country] => US [patent_app_date] => 1987-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 2044 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/892/04892842.pdf [firstpage_image] =>[orig_patent_app_number] => 114884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2626164 [patent_doc_number] => 04906584 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-03-06 [patent_title] => 'Fast channel single phase buried channel CCD' [patent_app_type] => 1 [patent_app_number] => 7/112903 [patent_app_country] => US [patent_app_date] => 1987-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 4184 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 254 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/906/04906584.pdf [firstpage_image] =>[orig_patent_app_number] => 112903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2561033 [patent_doc_number] => 04857480 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-15 [patent_title] => 'Method for diffusing P-type material using boron disks' [patent_app_type] => 1 [patent_app_number] => 7/112147 [patent_app_country] => US [patent_app_date] => 1987-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3159 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/857/04857480.pdf [firstpage_image] =>[orig_patent_app_number] => 112147 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2550953 [patent_doc_number] => 04814284 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-21 [patent_title] => 'GaAs plannar diode and manufacturing method therefor' [patent_app_type] => 1 [patent_app_number] => 7/111288 [patent_app_country] => US [patent_app_date] => 1987-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2314 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 16 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/814/04814284.pdf [firstpage_image] =>[orig_patent_app_number] => 111288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2549111 [patent_doc_number] => 04806498 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-02-21 [patent_title] => 'Semiconductor charge-coupled device and process of fabrication thereof' [patent_app_type] => 1 [patent_app_number] => 7/112354 [patent_app_country] => US [patent_app_date] => 1987-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 5687 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/806/04806498.pdf [firstpage_image] =>[orig_patent_app_number] => 112354 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2445846 [patent_doc_number] => 04791071 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-12-13 [patent_title] => 'Dual dielectric gate system comprising silicon dioxide and amorphous silicon' [patent_app_type] => 1 [patent_app_number] => 7/112311 [patent_app_country] => US [patent_app_date] => 1987-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1668 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/791/04791071.pdf [firstpage_image] =>[orig_patent_app_number] => 112311 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2446770 [patent_doc_number] => 04755486 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-07-05 [patent_title] => 'Method of producing a defined arsenic doping in silicon semiconductor substrates' [patent_app_type] => 1 [patent_app_number] => 7/108558 [patent_app_country] => US [patent_app_date] => 1987-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1637 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/755/04755486.pdf [firstpage_image] =>[orig_patent_app_number] => 108558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2546210 [patent_doc_number] => 04804640 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-02-14 [patent_title] => 'Method of forming silicon and aluminum containing dielectric film and semiconductor device including said film' [patent_app_type] => 1 [patent_app_number] => 7/104451 [patent_app_country] => US [patent_app_date] => 1987-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2365 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/804/04804640.pdf [firstpage_image] =>[orig_patent_app_number] => 104451 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2486021 [patent_doc_number] => 04800170 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-01-24 [patent_title] => 'Process for forming in a silicon oxide layer a portion with vertical side walls' [patent_app_type] => 1 [patent_app_number] => 7/104091 [patent_app_country] => US [patent_app_date] => 1987-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 7 [patent_no_of_words] => 1982 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/800/04800170.pdf [firstpage_image] =>[orig_patent_app_number] => 104091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2487008 [patent_doc_number] => 04801560 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-01-31 [patent_title] => 'Semiconductor processing utilizing carbon containing thick film spin-on glass' [patent_app_type] => 1 [patent_app_number] => 7/103770 [patent_app_country] => US [patent_app_date] => 1987-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 1536 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/801/04801560.pdf [firstpage_image] =>[orig_patent_app_number] => 103770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2422918 [patent_doc_number] => 04780427 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-25 [patent_title] => 'Bipolar transistor and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 7/104544 [patent_app_country] => US [patent_app_date] => 1987-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 45 [patent_no_of_words] => 4624 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 356 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/780/04780427.pdf [firstpage_image] =>[orig_patent_app_number] => 104544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2422860 [patent_doc_number] => 04780424 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-25 [patent_title] => 'Process for fabricating electrically alterable floating gate memory devices' [patent_app_type] => 1 [patent_app_number] => 7/101642 [patent_app_country] => US [patent_app_date] => 1987-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2796 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/780/04780424.pdf [firstpage_image] =>[orig_patent_app_number] => 101642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2446207 [patent_doc_number] => 04751341 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-06-14 [patent_title] => 'Oligomerization of olefins with BF.sub.3 treated zeolite' [patent_app_type] => 1 [patent_app_number] => 7/097374 [patent_app_country] => US [patent_app_date] => 1987-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6433 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/751/04751341.pdf [firstpage_image] =>[orig_patent_app_number] => 097374 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2549092 [patent_doc_number] => 04806497 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-02-21 [patent_title] => 'Method for producing large-area power semiconductor components' [patent_app_type] => 1 [patent_app_number] => 7/095118 [patent_app_country] => US [patent_app_date] => 1987-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1514 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/806/04806497.pdf [firstpage_image] =>[orig_patent_app_number] => 095118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2479392 [patent_doc_number] => 04882292 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-11-21 [patent_title] => 'Process for manufacturing a REFET or a CHEMFET, and the manufactured REFET or CHEMFET' [patent_app_type] => 1 [patent_app_number] => 7/093014 [patent_app_country] => US [patent_app_date] => 1987-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3937 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/882/04882292.pdf [firstpage_image] =>[orig_patent_app_number] => 093014 [rel_patent_id] =>[rel_patent_doc_number] =>)