| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3944697
[patent_doc_number] => 05973396
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-26
[patent_title] => 'Surface mount IC using silicon vias in an area array format or same size as die array'
[patent_app_type] => 1
[patent_app_number] => 8/601302
[patent_app_country] => US
[patent_app_date] => 1996-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3833
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/973/05973396.pdf
[firstpage_image] =>[orig_patent_app_number] => 601302
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/601302 | Surface mount IC using silicon vias in an area array format or same size as die array | Feb 15, 1996 | Issued |
Array
(
[id] => 3838669
[patent_doc_number] => 05744379
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-04-28
[patent_title] => 'Semiconductor device composed of plural semiconductor chips and coupling means which couple the semiconductor chips together'
[patent_app_type] => 1
[patent_app_number] => 8/491581
[patent_app_country] => US
[patent_app_date] => 1995-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 42
[patent_no_of_words] => 9443
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/744/05744379.pdf
[firstpage_image] =>[orig_patent_app_number] => 491581
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/491581 | Semiconductor device composed of plural semiconductor chips and coupling means which couple the semiconductor chips together | Jun 5, 1995 | Issued |
Array
(
[id] => 3425261
[patent_doc_number] => 05416038
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-05-16
[patent_title] => 'Method for producing semiconductor device with two different threshold voltages'
[patent_app_type] => 1
[patent_app_number] => 8/249307
[patent_app_country] => US
[patent_app_date] => 1994-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 20
[patent_no_of_words] => 3111
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/416/05416038.pdf
[firstpage_image] =>[orig_patent_app_number] => 249307
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/249307 | Method for producing semiconductor device with two different threshold voltages | May 24, 1994 | Issued |
| 08/217630 | LIGHT WEIGHT CALCIUM SILICATE ARTICLE | Mar 23, 1994 | Abandoned |
Array
(
[id] => 3113053
[patent_doc_number] => 05409850
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-25
[patent_title] => 'Method of manufacturing a high density semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/207633
[patent_app_country] => US
[patent_app_date] => 1994-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 38
[patent_no_of_words] => 5051
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/409/05409850.pdf
[firstpage_image] =>[orig_patent_app_number] => 207633
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/207633 | Method of manufacturing a high density semiconductor device | Mar 8, 1994 | Issued |
Array
(
[id] => 3459956
[patent_doc_number] => 05391508
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-02-21
[patent_title] => 'Method of forming semiconductor transistor devices'
[patent_app_type] => 1
[patent_app_number] => 8/170771
[patent_app_country] => US
[patent_app_date] => 1993-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 49
[patent_no_of_words] => 19640
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 373
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/391/05391508.pdf
[firstpage_image] =>[orig_patent_app_number] => 170771
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/170771 | Method of forming semiconductor transistor devices | Dec 20, 1993 | Issued |
Array
(
[id] => 3112164
[patent_doc_number] => 05395787
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-03-07
[patent_title] => 'Method of manufacturing shallow junction field effect transistor'
[patent_app_type] => 1
[patent_app_number] => 8/160701
[patent_app_country] => US
[patent_app_date] => 1993-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 1315
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/395/05395787.pdf
[firstpage_image] =>[orig_patent_app_number] => 160701
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/160701 | Method of manufacturing shallow junction field effect transistor | Nov 30, 1993 | Issued |
Array
(
[id] => 3107269
[patent_doc_number] => 05407859
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-18
[patent_title] => 'Field effect transistor with landing pad'
[patent_app_type] => 1
[patent_app_number] => 8/159897
[patent_app_country] => US
[patent_app_date] => 1993-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 1494
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/407/05407859.pdf
[firstpage_image] =>[orig_patent_app_number] => 159897
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/159897 | Field effect transistor with landing pad | Nov 30, 1993 | Issued |
Array
(
[id] => 3113093
[patent_doc_number] => 05409852
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-25
[patent_title] => 'Method of Manufacturing three dimensional integrated device and circuit structures'
[patent_app_type] => 1
[patent_app_number] => 8/071767
[patent_app_country] => US
[patent_app_date] => 1993-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 33
[patent_no_of_words] => 4225
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/409/05409852.pdf
[firstpage_image] =>[orig_patent_app_number] => 071767
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/071767 | Method of Manufacturing three dimensional integrated device and circuit structures | Jul 20, 1993 | Issued |
Array
(
[id] => 3441232
[patent_doc_number] => 05429995
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-04
[patent_title] => 'Method of manufacturing silicon oxide film containing fluorine'
[patent_app_type] => 1
[patent_app_number] => 8/094423
[patent_app_country] => US
[patent_app_date] => 1993-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 36
[patent_no_of_words] => 12508
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/429/05429995.pdf
[firstpage_image] =>[orig_patent_app_number] => 094423
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/094423 | Method of manufacturing silicon oxide film containing fluorine | Jul 15, 1993 | Issued |
Array
(
[id] => 3443192
[patent_doc_number] => 05423917
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-06-13
[patent_title] => 'Method for cleaning heat exchanger tubes by creating shock wave and mixing the liquid with injected air'
[patent_app_type] => 1
[patent_app_number] => 8/016855
[patent_app_country] => US
[patent_app_date] => 1993-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4272
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/423/05423917.pdf
[firstpage_image] =>[orig_patent_app_number] => 016855
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/016855 | Method for cleaning heat exchanger tubes by creating shock wave and mixing the liquid with injected air | Feb 11, 1993 | Issued |
Array
(
[id] => 3122643
[patent_doc_number] => 05436173
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-25
[patent_title] => 'Method for forming a semiconductor on insulator device'
[patent_app_type] => 1
[patent_app_number] => 8/000753
[patent_app_country] => US
[patent_app_date] => 1993-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 32
[patent_no_of_words] => 5503
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/436/05436173.pdf
[firstpage_image] =>[orig_patent_app_number] => 000753
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/000753 | Method for forming a semiconductor on insulator device | Jan 3, 1993 | Issued |
Array
(
[id] => 2903326
[patent_doc_number] => 05248628
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-09-28
[patent_title] => 'Method of fabricating a semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 7/896537
[patent_app_country] => US
[patent_app_date] => 1992-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 56
[patent_figures_cnt] => 151
[patent_no_of_words] => 12361
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 310
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/248/05248628.pdf
[firstpage_image] =>[orig_patent_app_number] => 896537
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/896537 | Method of fabricating a semiconductor memory device | Jun 8, 1992 | Issued |
Array
(
[id] => 3428188
[patent_doc_number] => 05455184
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-10-03
[patent_title] => 'Method of making high speed EPROM containing graded source/drain profile'
[patent_app_type] => 1
[patent_app_number] => 7/846736
[patent_app_country] => US
[patent_app_date] => 1992-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 5
[patent_no_of_words] => 3422
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/455/05455184.pdf
[firstpage_image] =>[orig_patent_app_number] => 846736
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/846736 | Method of making high speed EPROM containing graded source/drain profile | Mar 4, 1992 | Issued |
Array
(
[id] => 3413197
[patent_doc_number] => 05453153
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-09-26
[patent_title] => 'Zone-melting recrystallization process'
[patent_app_type] => 1
[patent_app_number] => 7/849632
[patent_app_country] => US
[patent_app_date] => 1992-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 4671
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/453/05453153.pdf
[firstpage_image] =>[orig_patent_app_number] => 849632
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/849632 | Zone-melting recrystallization process | Mar 4, 1992 | Issued |
Array
(
[id] => 3474804
[patent_doc_number] => 05427994
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-06-27
[patent_title] => 'Lignosulfonate-modified calcium hydroxide for SO.sub.2 control during furnace injection'
[patent_app_type] => 1
[patent_app_number] => 7/797566
[patent_app_country] => US
[patent_app_date] => 1991-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1258
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/427/05427994.pdf
[firstpage_image] =>[orig_patent_app_number] => 797566
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/797566 | Lignosulfonate-modified calcium hydroxide for SO.sub.2 control during furnace injection | Nov 24, 1991 | Issued |
| 07/788351 | SILICIDATION METHOD FOR CONTACTLESS EPROM RELATED DEVICES | Nov 5, 1991 | Abandoned |
Array
(
[id] => 3460750
[patent_doc_number] => 05468654
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-11-21
[patent_title] => 'Method of manufacturing an insulated gate bipolar transistor'
[patent_app_type] => 1
[patent_app_number] => 7/733803
[patent_app_country] => US
[patent_app_date] => 1991-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 3397
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/468/05468654.pdf
[firstpage_image] =>[orig_patent_app_number] => 733803
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/733803 | Method of manufacturing an insulated gate bipolar transistor | Jul 21, 1991 | Issued |
| 07/723173 | SEMICONDUCTOR DEVICE AND METHOD OF PRODUCING SAME | Jun 27, 1991 | Abandoned |
| 07/712341 | PROCESS FOR PRODUCING STORAGE-STABLE SURFACES OF POLISHED SILICON WAFERS | Jun 6, 1991 | Abandoned |