| Application number | Title of the application | Filing Date | Status |
|---|
| 07/218412 | ZEOLITE CATALYST WITH ENHANCED CATALYTIC ACTIVITY AND METHOD OF PREPARATION AND USE THEREOF | Jul 10, 1988 | Abandoned |
Array
(
[id] => 2595972
[patent_doc_number] => 04975384
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-12-04
[patent_title] => 'Erasable electrically programmable read only memory cell using trench edge tunnelling'
[patent_app_type] => 1
[patent_app_number] => 7/217183
[patent_app_country] => US
[patent_app_date] => 1988-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 15
[patent_no_of_words] => 2025
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/975/04975384.pdf
[firstpage_image] =>[orig_patent_app_number] => 217183
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/217183 | Erasable electrically programmable read only memory cell using trench edge tunnelling | Jul 10, 1988 | Issued |
Array
(
[id] => 2552176
[patent_doc_number] => 04808550
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-02-28
[patent_title] => 'Method of producing isolation groove structure'
[patent_app_type] => 1
[patent_app_number] => 7/217072
[patent_app_country] => US
[patent_app_date] => 1988-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 28
[patent_no_of_words] => 4173
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/808/04808550.pdf
[firstpage_image] =>[orig_patent_app_number] => 217072
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/217072 | Method of producing isolation groove structure | Jul 7, 1988 | Issued |
Array
(
[id] => 2546438
[patent_doc_number] => 04810669
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-03-07
[patent_title] => 'Method of fabricating a semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/215623
[patent_app_country] => US
[patent_app_date] => 1988-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 1931
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/810/04810669.pdf
[firstpage_image] =>[orig_patent_app_number] => 215623
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/215623 | Method of fabricating a semiconductor device | Jul 5, 1988 | Issued |
| 07/218513 | METAL INTERCONNECTION SYSTEM WITH A PLANAR SURFACE | Jul 4, 1988 | Abandoned |
Array
(
[id] => 2510578
[patent_doc_number] => 04840921
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-06-20
[patent_title] => 'Process for the growth of III-V group compound semiconductor crystal on a Si substrate'
[patent_app_type] => 1
[patent_app_number] => 7/213940
[patent_app_country] => US
[patent_app_date] => 1988-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3388
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/840/04840921.pdf
[firstpage_image] =>[orig_patent_app_number] => 213940
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/213940 | Process for the growth of III-V group compound semiconductor crystal on a Si substrate | Jun 29, 1988 | Issued |
Array
(
[id] => 2600865
[patent_doc_number] => 04931407
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-06-05
[patent_title] => 'Method for manufacturing integrated bipolar and MOS transistors'
[patent_app_type] => 1
[patent_app_number] => 7/211010
[patent_app_country] => US
[patent_app_date] => 1988-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 4397
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/931/04931407.pdf
[firstpage_image] =>[orig_patent_app_number] => 211010
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/211010 | Method for manufacturing integrated bipolar and MOS transistors | Jun 23, 1988 | Issued |
Array
(
[id] => 2595928
[patent_doc_number] => 04921810
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-01
[patent_title] => 'Method for testing semiconductor devices'
[patent_app_type] => 1
[patent_app_number] => 7/209758
[patent_app_country] => US
[patent_app_date] => 1988-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1233
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/921/04921810.pdf
[firstpage_image] =>[orig_patent_app_number] => 209758
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/209758 | Method for testing semiconductor devices | Jun 21, 1988 | Issued |
Array
(
[id] => 2555449
[patent_doc_number] => 04897369
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-01-30
[patent_title] => 'Method for shaping the edges of slices of semiconductor material'
[patent_app_type] => 1
[patent_app_number] => 7/210049
[patent_app_country] => US
[patent_app_date] => 1988-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 1121
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/897/04897369.pdf
[firstpage_image] =>[orig_patent_app_number] => 210049
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/210049 | Method for shaping the edges of slices of semiconductor material | Jun 21, 1988 | Issued |
Array
(
[id] => 2600966
[patent_doc_number] => 04931412
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-06-05
[patent_title] => 'Method of producing a thin film solar cell having a n-i-p structure'
[patent_app_type] => 1
[patent_app_number] => 7/209526
[patent_app_country] => US
[patent_app_date] => 1988-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 1467
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/931/04931412.pdf
[firstpage_image] =>[orig_patent_app_number] => 209526
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/209526 | Method of producing a thin film solar cell having a n-i-p structure | Jun 20, 1988 | Issued |
Array
(
[id] => 2591125
[patent_doc_number] => 04975126
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-12-04
[patent_title] => 'Process for the production of an insulating layer embedded in a semiconductor substrate by ionic implantation and semiconductor structure comprising such layer'
[patent_app_type] => 1
[patent_app_number] => 7/207379
[patent_app_country] => US
[patent_app_date] => 1988-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3445
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/975/04975126.pdf
[firstpage_image] =>[orig_patent_app_number] => 207379
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/207379 | Process for the production of an insulating layer embedded in a semiconductor substrate by ionic implantation and semiconductor structure comprising such layer | Jun 14, 1988 | Issued |
Array
(
[id] => 2515871
[patent_doc_number] => 04874715
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-10-17
[patent_title] => 'Read only memory with improved channel length control and method of forming'
[patent_app_type] => 1
[patent_app_number] => 7/206410
[patent_app_country] => US
[patent_app_date] => 1988-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 24
[patent_no_of_words] => 4411
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/874/04874715.pdf
[firstpage_image] =>[orig_patent_app_number] => 206410
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/206410 | Read only memory with improved channel length control and method of forming | Jun 9, 1988 | Issued |
Array
(
[id] => 2628370
[patent_doc_number] => 04916086
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-10
[patent_title] => 'Method of manufacturing a semiconductor device having rounded trench corners'
[patent_app_type] => 1
[patent_app_number] => 7/204550
[patent_app_country] => US
[patent_app_date] => 1988-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 26
[patent_no_of_words] => 2743
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/916/04916086.pdf
[firstpage_image] =>[orig_patent_app_number] => 204550
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/204550 | Method of manufacturing a semiconductor device having rounded trench corners | Jun 8, 1988 | Issued |
Array
(
[id] => 2563510
[patent_doc_number] => 04945065
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-31
[patent_title] => 'Method of passivating crystalline substrates'
[patent_app_type] => 1
[patent_app_number] => 7/201559
[patent_app_country] => US
[patent_app_date] => 1988-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3799
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/945/04945065.pdf
[firstpage_image] =>[orig_patent_app_number] => 201559
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/201559 | Method of passivating crystalline substrates | Jun 1, 1988 | Issued |
Array
(
[id] => 2478027
[patent_doc_number] => 04876214
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-10-24
[patent_title] => 'Method for fabricating an isolation region in a semiconductor substrate'
[patent_app_type] => 1
[patent_app_number] => 7/201491
[patent_app_country] => US
[patent_app_date] => 1988-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 14
[patent_no_of_words] => 1912
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/876/04876214.pdf
[firstpage_image] =>[orig_patent_app_number] => 201491
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/201491 | Method for fabricating an isolation region in a semiconductor substrate | Jun 1, 1988 | Issued |
Array
(
[id] => 2616285
[patent_doc_number] => 04943536
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-24
[patent_title] => 'Transistor isolation'
[patent_app_type] => 1
[patent_app_number] => 7/200395
[patent_app_country] => US
[patent_app_date] => 1988-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 4705
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/943/04943536.pdf
[firstpage_image] =>[orig_patent_app_number] => 200395
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/200395 | Transistor isolation | May 30, 1988 | Issued |
Array
(
[id] => 2559759
[patent_doc_number] => 04837181
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-06-06
[patent_title] => 'ROM memory programming procedure using MOS technology with thin gate oxide and junctions'
[patent_app_type] => 1
[patent_app_number] => 7/198877
[patent_app_country] => US
[patent_app_date] => 1988-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1074
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/837/04837181.pdf
[firstpage_image] =>[orig_patent_app_number] => 198877
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/198877 | ROM memory programming procedure using MOS technology with thin gate oxide and junctions | May 26, 1988 | Issued |
Array
(
[id] => 2601179
[patent_doc_number] => 04912065
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-03-27
[patent_title] => 'Plasma doping method'
[patent_app_type] => 1
[patent_app_number] => 7/198827
[patent_app_country] => US
[patent_app_date] => 1988-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 3842
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/912/04912065.pdf
[firstpage_image] =>[orig_patent_app_number] => 198827
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/198827 | Plasma doping method | May 25, 1988 | Issued |
Array
(
[id] => 2475656
[patent_doc_number] => 04889819
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-12-26
[patent_title] => 'Method for fabricating shallow junctions by preamorphizing with dopant of same conductivity as substrate'
[patent_app_type] => 1
[patent_app_number] => 7/196398
[patent_app_country] => US
[patent_app_date] => 1988-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1704
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/889/04889819.pdf
[firstpage_image] =>[orig_patent_app_number] => 196398
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/196398 | Method for fabricating shallow junctions by preamorphizing with dopant of same conductivity as substrate | May 19, 1988 | Issued |
Array
(
[id] => 2601125
[patent_doc_number] => 04912062
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-03-27
[patent_title] => 'Method of eliminating bird\'s beaks when forming field oxide without nitride mask'
[patent_app_type] => 1
[patent_app_number] => 7/196650
[patent_app_country] => US
[patent_app_date] => 1988-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 9
[patent_no_of_words] => 2543
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/912/04912062.pdf
[firstpage_image] =>[orig_patent_app_number] => 196650
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/196650 | Method of eliminating bird's beaks when forming field oxide without nitride mask | May 19, 1988 | Issued |