
Omar F. Mojaddedi
Examiner (ID: 14818, Phone: (313)446-6582 , Office: P/2898 )
| Most Active Art Unit | 2898 |
| Art Unit(s) | 2898, 2811 |
| Total Applications | 737 |
| Issued Applications | 595 |
| Pending Applications | 128 |
| Abandoned Applications | 54 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19444631
[patent_doc_number] => 12094923
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Rapid thermal annealing (RTA) methodologies for integration of perovskite-material based memory devices
[patent_app_type] => utility
[patent_app_number] => 17/649534
[patent_app_country] => US
[patent_app_date] => 2022-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 58
[patent_no_of_words] => 35494
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17649534
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/649534 | Rapid thermal annealing (RTA) methodologies for integration of perovskite-material based memory devices | Jan 30, 2022 | Issued |
Array
(
[id] => 17615438
[patent_doc_number] => 20220157718
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => SEMICONDUCTOR DEVICE HAVING FUSE ARRAY AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/587716
[patent_app_country] => US
[patent_app_date] => 2022-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9945
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17587716
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/587716 | Semiconductor device having fuse array and method of making the same | Jan 27, 2022 | Issued |
Array
(
[id] => 18424008
[patent_doc_number] => 20230178472
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => BACK-END-OF-LINE PASSIVE DEVICE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/586287
[patent_app_country] => US
[patent_app_date] => 2022-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10498
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17586287
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/586287 | Back-end-of-line passive device structure | Jan 26, 2022 | Issued |
Array
(
[id] => 18081308
[patent_doc_number] => 20220406920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/584785
[patent_app_country] => US
[patent_app_date] => 2022-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11251
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17584785
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/584785 | Semiconductor devices and methods of manufacturing thereof | Jan 25, 2022 | Issued |
Array
(
[id] => 17599698
[patent_doc_number] => 20220149272
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-12
[patent_title] => Magnetic Element with Perpendicular Magnetic Anisotropy (PMA) and Improved Coercivity Field (Hc)/Switching Current Ratio
[patent_app_type] => utility
[patent_app_number] => 17/582190
[patent_app_country] => US
[patent_app_date] => 2022-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7711
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17582190
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/582190 | Magnetic element with perpendicular magnetic anisotropy (PMA) and improved coercivity field (Hc)/switching current ratio | Jan 23, 2022 | Issued |
Array
(
[id] => 17583020
[patent_doc_number] => 20220139875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-05
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/576440
[patent_app_country] => US
[patent_app_date] => 2022-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5626
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17576440
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/576440 | Semiconductor package | Jan 13, 2022 | Issued |
Array
(
[id] => 19524134
[patent_doc_number] => 12125874
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-22
[patent_title] => Manufacturing method of semiconductor structure and semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 17/647481
[patent_app_country] => US
[patent_app_date] => 2022-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 35
[patent_no_of_words] => 7124
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17647481
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/647481 | Manufacturing method of semiconductor structure and semiconductor structure | Jan 9, 2022 | Issued |
Array
(
[id] => 19928317
[patent_doc_number] => 12302628
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Integrated chip with solid-state power storage device
[patent_app_type] => utility
[patent_app_number] => 17/570685
[patent_app_country] => US
[patent_app_date] => 2022-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 45
[patent_no_of_words] => 3105
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17570685
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/570685 | Integrated chip with solid-state power storage device | Jan 6, 2022 | Issued |
Array
(
[id] => 18205473
[patent_doc_number] => 11587878
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-21
[patent_title] => Substrate having electronic component embedded therein
[patent_app_type] => utility
[patent_app_number] => 17/569703
[patent_app_country] => US
[patent_app_date] => 2022-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7910
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17569703
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/569703 | Substrate having electronic component embedded therein | Jan 5, 2022 | Issued |
Array
(
[id] => 18126590
[patent_doc_number] => 20230012211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-12
[patent_title] => METHOD OF MANUFACTURING A TRENCH CAPACITOR WITH WAFER BOW
[patent_app_type] => utility
[patent_app_number] => 17/568908
[patent_app_country] => US
[patent_app_date] => 2022-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8088
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17568908
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/568908 | Method of manufacturing a trench capacitor with wafer bow | Jan 4, 2022 | Issued |
Array
(
[id] => 18488475
[patent_doc_number] => 20230215823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-06
[patent_title] => PACKAGING HIGH-FREQUENCY MICROWAVE CIRCUITS USING HOT VIA DIE ATTACH WITH INTERPOSER
[patent_app_type] => utility
[patent_app_number] => 17/569460
[patent_app_country] => US
[patent_app_date] => 2022-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3845
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17569460
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/569460 | Packaging high-frequency microwave circuits using hot via die attach with interposer | Jan 4, 2022 | Issued |
Array
(
[id] => 18488462
[patent_doc_number] => 20230215810
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-06
[patent_title] => SEMICONDUCTOR PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/566579
[patent_app_country] => US
[patent_app_date] => 2021-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6568
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17566579
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/566579 | Semiconductor package structure | Dec 29, 2021 | Issued |
Array
(
[id] => 18704858
[patent_doc_number] => 11791376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-17
[patent_title] => Capacitor structure
[patent_app_type] => utility
[patent_app_number] => 17/558634
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 7641
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 371
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17558634
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/558634 | Capacitor structure | Dec 21, 2021 | Issued |
Array
(
[id] => 19094042
[patent_doc_number] => 11955509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Metal-insulator-metal capacitor
[patent_app_type] => utility
[patent_app_number] => 17/559176
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 5393
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17559176
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/559176 | Metal-insulator-metal capacitor | Dec 21, 2021 | Issued |
Array
(
[id] => 19654473
[patent_doc_number] => 12176273
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-24
[patent_title] => Semiconductor device and method of forming substrate with 3-sided wettable flank
[patent_app_type] => utility
[patent_app_number] => 17/645500
[patent_app_country] => US
[patent_app_date] => 2021-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 42
[patent_no_of_words] => 4219
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17645500
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/645500 | Semiconductor device and method of forming substrate with 3-sided wettable flank | Dec 21, 2021 | Issued |
Array
(
[id] => 18456485
[patent_doc_number] => 20230197767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => HYBRID BONDED CAPACITORS
[patent_app_type] => utility
[patent_app_number] => 17/557557
[patent_app_country] => US
[patent_app_date] => 2021-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6570
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17557557
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/557557 | HYBRID BONDED CAPACITORS | Dec 20, 2021 | Pending |
Array
(
[id] => 17536982
[patent_doc_number] => 20220115591
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/644791
[patent_app_country] => US
[patent_app_date] => 2021-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3700
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17644791
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/644791 | Memory device | Dec 16, 2021 | Issued |
Array
(
[id] => 17509394
[patent_doc_number] => 20220102497
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING SOURCE/DRAIN REGION
[patent_app_type] => utility
[patent_app_number] => 17/546326
[patent_app_country] => US
[patent_app_date] => 2021-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6294
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17546326
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/546326 | Semiconductor device including source/drain region | Dec 8, 2021 | Issued |
Array
(
[id] => 19627107
[patent_doc_number] => 12165956
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-10
[patent_title] => Molded silicon on passive package
[patent_app_type] => utility
[patent_app_number] => 17/643247
[patent_app_country] => US
[patent_app_date] => 2021-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 26
[patent_no_of_words] => 4995
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17643247
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/643247 | Molded silicon on passive package | Dec 7, 2021 | Issued |
Array
(
[id] => 19138186
[patent_doc_number] => 11973162
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-30
[patent_title] => Manufacturing method for flexible silicon-based cell module
[patent_app_type] => utility
[patent_app_number] => 17/456889
[patent_app_country] => US
[patent_app_date] => 2021-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 4790
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17456889
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/456889 | Manufacturing method for flexible silicon-based cell module | Nov 29, 2021 | Issued |