
Omar F. Mojaddedi
Examiner (ID: 14818, Phone: (313)446-6582 , Office: P/2898 )
| Most Active Art Unit | 2898 |
| Art Unit(s) | 2898, 2811 |
| Total Applications | 737 |
| Issued Applications | 595 |
| Pending Applications | 128 |
| Abandoned Applications | 54 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15462185
[patent_doc_number] => 20200043917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => ENHANCEMENT/DEPLETION DEVICE PAIRS AND METHODS OF PRODUCING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/489847
[patent_app_country] => US
[patent_app_date] => 2017-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4788
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16489847
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/489847 | Enhancement/depletion device pairs and methods of producing the same | Mar 30, 2017 | Issued |
Array
(
[id] => 17092836
[patent_doc_number] => 11121034
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-14
[patent_title] => Semiconductor device manufacturing method and semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/472082
[patent_app_country] => US
[patent_app_date] => 2017-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 39
[patent_no_of_words] => 12823
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 274
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16472082
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/472082 | Semiconductor device manufacturing method and semiconductor device | Mar 23, 2017 | Issued |
Array
(
[id] => 12615216
[patent_doc_number] => 20180096902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => METALIZATION REPAIR IN SEMICONDUCTOR WAFERS
[patent_app_type] => utility
[patent_app_number] => 15/440017
[patent_app_country] => US
[patent_app_date] => 2017-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5313
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15440017
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/440017 | Metalization repair in semiconductor wafers | Feb 22, 2017 | Issued |
Array
(
[id] => 15688075
[patent_doc_number] => 20200098701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => SEMICONDUCTOR DEVICE AND POWER CONVERSION DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/472097
[patent_app_country] => US
[patent_app_date] => 2017-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7013
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16472097
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/472097 | Semiconductor device and power conversion device | Feb 8, 2017 | Issued |
Array
(
[id] => 14769151
[patent_doc_number] => 10395977
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-27
[patent_title] => Self aligned via and pillar cut for at least a self aligned double pitch
[patent_app_type] => utility
[patent_app_number] => 15/396961
[patent_app_country] => US
[patent_app_date] => 2017-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 7572
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15396961
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/396961 | Self aligned via and pillar cut for at least a self aligned double pitch | Jan 2, 2017 | Issued |
Array
(
[id] => 11760897
[patent_doc_number] => 20170207766
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-20
[patent_title] => 'CAP STRUCTURE FOR WAFER LEVEL PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 15/374635
[patent_app_country] => US
[patent_app_date] => 2016-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4689
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15374635
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/374635 | CAP STRUCTURE FOR WAFER LEVEL PACKAGE | Dec 8, 2016 | Abandoned |
Array
(
[id] => 12801112
[patent_doc_number] => 20180158873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => THREE-DIMENSIONAL DEVICES WITH WEDGE-SHAPED CONTACT REGION AND METHOD OF MAKING THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/367791
[patent_app_country] => US
[patent_app_date] => 2016-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18204
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15367791
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/367791 | Three-dimensional devices with wedge-shaped contact region and method of making thereof | Dec 1, 2016 | Issued |
Array
(
[id] => 16739132
[patent_doc_number] => 10964800
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-30
[patent_title] => Semiconductor device having fin-end stress-inducing features
[patent_app_type] => utility
[patent_app_number] => 16/342865
[patent_app_country] => US
[patent_app_date] => 2016-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 10372
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16342865
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/342865 | Semiconductor device having fin-end stress-inducing features | Dec 1, 2016 | Issued |
Array
(
[id] => 11532742
[patent_doc_number] => 20170092721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'METHOD FOR FIN FORMATION WITH A SELF-ALIGNED DIRECTED SELF-ASSEMBLY PROCESS AND CUT-LAST SCHEME'
[patent_app_type] => utility
[patent_app_number] => 15/363607
[patent_app_country] => US
[patent_app_date] => 2016-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5594
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15363607
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/363607 | Method for fin formation with a self-aligned directed self-assembly process and cut-last scheme | Nov 28, 2016 | Issued |
Array
(
[id] => 12256871
[patent_doc_number] => 09929020
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Method for fin formation with a self-aligned directed self-assembly process and cut-last scheme'
[patent_app_type] => utility
[patent_app_number] => 15/363596
[patent_app_country] => US
[patent_app_date] => 2016-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5594
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 296
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15363596
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/363596 | Method for fin formation with a self-aligned directed self-assembly process and cut-last scheme | Nov 28, 2016 | Issued |
Array
(
[id] => 12615084
[patent_doc_number] => 20180096858
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => METALIZATION REPAIR IN SEMICONDUCTOR WAFERS
[patent_app_type] => utility
[patent_app_number] => 15/282625
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5279
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15282625
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/282625 | METALIZATION REPAIR IN SEMICONDUCTOR WAFERS | Sep 29, 2016 | Abandoned |
Array
(
[id] => 12243249
[patent_doc_number] => 20180076112
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'Flexible System Integration to Improve Thermal Properties'
[patent_app_type] => utility
[patent_app_number] => 15/263632
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5830
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263632
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263632 | Flexible system integration to improve thermal properties | Sep 12, 2016 | Issued |
Array
(
[id] => 14125443
[patent_doc_number] => 10249585
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-02
[patent_title] => Stackable semiconductor package and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/263391
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 3669
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263391
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263391 | Stackable semiconductor package and manufacturing method thereof | Sep 12, 2016 | Issued |
Array
(
[id] => 11939682
[patent_doc_number] => 20170243832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-24
[patent_title] => 'ELECTRONIC DEVICE MODULE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/263445
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5361
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263445
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263445 | ELECTRONIC DEVICE MODULE AND METHOD OF MANUFACTURING THE SAME | Sep 12, 2016 | Abandoned |
Array
(
[id] => 11517632
[patent_doc_number] => 20170084706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'AMORPHIZATION LAYER, SELECTIVE, DEFECT FREE SUPERACTIVATION'
[patent_app_type] => utility
[patent_app_number] => 15/263480
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4912
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263480
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263480 | AMORPHIZATION LAYER, SELECTIVE, DEFECT FREE SUPERACTIVATION | Sep 12, 2016 | Abandoned |
Array
(
[id] => 13862549
[patent_doc_number] => 10193002
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-29
[patent_title] => MOS varactors and methods for fabricating MOS varactors
[patent_app_type] => utility
[patent_app_number] => 15/263590
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5084
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263590
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263590 | MOS varactors and methods for fabricating MOS varactors | Sep 12, 2016 | Issued |
Array
(
[id] => 14801251
[patent_doc_number] => 10403636
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-03
[patent_title] => Semiconductor memory device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/263464
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 35
[patent_no_of_words] => 7660
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263464
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263464 | Semiconductor memory device and method for manufacturing the same | Sep 12, 2016 | Issued |
Array
(
[id] => 11939795
[patent_doc_number] => 20170243945
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-24
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/263459
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 7028
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263459
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263459 | Semiconductor memory device and method for manufacturing the same | Sep 12, 2016 | Issued |
Array
(
[id] => 11517610
[patent_doc_number] => 20170084684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'METAL-INSULATOR-METAL CAPACITOR STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/260688
[patent_app_country] => US
[patent_app_date] => 2016-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4454
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15260688
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/260688 | Metal-insulator-metal capacitor structure | Sep 8, 2016 | Issued |
Array
(
[id] => 11517609
[patent_doc_number] => 20170084683
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'METAL-INSULATOR-METAL CAPACITOR STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/260682
[patent_app_country] => US
[patent_app_date] => 2016-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4454
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15260682
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/260682 | Metal-insulator-metal capacitor structure | Sep 8, 2016 | Issued |