Omar R. Abdul-ali

Array ( [id] => 8863867 [patent_doc_number] => 20130147570 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-06-13 [patent_title] => 'METHODS AND APPARATUS FOR LOAD INTERROGATION USING POWER USAGE MODULATION' [patent_app_type] => utility [patent_app_number] => 13/315317 [patent_app_country] => US [patent_app_date] => 2011-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4309 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13315317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12196701 [patent_doc_number] => 09900448 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2018-02-20 [patent_title] => 'Technologies for displaying images during a pre-boot phase of a vehicle computing platform' [patent_app_type] => utility [patent_app_number] => 13/976612 [patent_app_country] => US [patent_app_date] => 2011-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4637 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13976612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9378966 [patent_doc_number] => 08683249 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-03-25 [patent_title] => 'Switching a processor and memory to a power saving mode when waiting to access a second slower non-volatile memory on-demand' [patent_app_type] => utility [patent_app_number] => 13/310892 [patent_app_country] => US [patent_app_date] => 2011-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5233 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 310 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13310892 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8045967 [patent_doc_number] => 20120072712 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-22 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT AND TELEVISION' [patent_app_type] => utility [patent_app_number] => 13/307285 [patent_app_country] => US [patent_app_date] => 2011-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8062 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0072/20120072712.pdf [firstpage_image] =>[orig_patent_app_number] => 13307285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8681553 [patent_doc_number] => 20130049837 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-02-28 [patent_title] => 'SYSTEM-ON-A-CHIP INTEGRATED CIRCUIT HAVING TIME CODE RECEIVER CLOCK SOURCE AND METHOD OF OPERATION THEREOF' [patent_app_type] => utility [patent_app_number] => 13/297754 [patent_app_country] => US [patent_app_date] => 2011-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3372 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13297754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8568711 [patent_doc_number] => 20120331282 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-12-27 [patent_title] => 'APPARATUS AND METHODS FOR PEAK POWER MANAGEMENT IN MEMORY SYSTEMS' [patent_app_type] => utility [patent_app_number] => 13/296898 [patent_app_country] => US [patent_app_date] => 2011-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6701 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13296898 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10650856 [patent_doc_number] => 09367107 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-06-14 [patent_title] => 'Method and system for controlling reset state change in a system-on-a-chip device' [patent_app_type] => utility [patent_app_number] => 13/276596 [patent_app_country] => US [patent_app_date] => 2011-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3117 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13276596 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9326199 [patent_doc_number] => 08661236 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-25 [patent_title] => 'Partial initialization of divided programs in response to pre-boot and post-boot activation events to rapidly boot a computer system' [patent_app_type] => utility [patent_app_number] => 13/248063 [patent_app_country] => US [patent_app_date] => 2011-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 7549 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13248063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10890637 [patent_doc_number] => 08914650 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-12-16 [patent_title] => 'Dynamically adjusting power of non-core processor circuitry including buffer circuitry' [patent_app_type] => utility [patent_app_number] => 13/247594 [patent_app_country] => US [patent_app_date] => 2011-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5511 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13247594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8735234 [patent_doc_number] => 20130080803 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-03-28 [patent_title] => 'Estimating Temperature Of A Processor Core In A Low Power State' [patent_app_type] => utility [patent_app_number] => 13/247564 [patent_app_country] => US [patent_app_date] => 2011-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5133 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13247564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8735235 [patent_doc_number] => 20130080804 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-03-28 [patent_title] => 'Controlling Temperature Of Multiple Domains Of A Multi-Domain Processor' [patent_app_type] => utility [patent_app_number] => 13/247580 [patent_app_country] => US [patent_app_date] => 2011-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4070 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13247580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9665882 [patent_doc_number] => 08812891 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-08-19 [patent_title] => 'Image forming apparatus with motor drivers capable of directly communicating power abnormalities to other drivers' [patent_app_type] => utility [patent_app_number] => 13/247904 [patent_app_country] => US [patent_app_date] => 2011-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9065 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 577 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13247904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8735225 [patent_doc_number] => 20130080794 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-03-28 [patent_title] => 'WIRELESS CONTROLLER WITH UNIVERSAL SERIAL BUS AND SYSTEM HAVING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/244412 [patent_app_country] => US [patent_app_date] => 2011-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3976 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13244412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8497809 [patent_doc_number] => 20120297217 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-11-22 [patent_title] => 'POWER CONTROLLER, POWER CONTROLLING DEVICE AND POWER-SAVING METHOD FOR POWER CONTROLLING DEVICE' [patent_app_type] => utility [patent_app_number] => 13/244330 [patent_app_country] => US [patent_app_date] => 2011-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6217 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13244330 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8608624 [patent_doc_number] => 20130013936 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-01-10 [patent_title] => 'DYNAMIC POWER MANAGEMENT SYSTEM FOR UNIVERSAL SERIAL BUS (USB) HUB AND METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 13/244320 [patent_app_country] => US [patent_app_date] => 2011-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5393 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13244320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9765889 [patent_doc_number] => 08850237 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-09-30 [patent_title] => 'Data processing system power distribution using UPS units selectively coupled to loads by reserve bus based on the load states' [patent_app_type] => utility [patent_app_number] => 13/244386 [patent_app_country] => US [patent_app_date] => 2011-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5204 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13244386 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11508902 [patent_doc_number] => 09600061 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2017-03-21 [patent_title] => 'Power supply module and power supply system with sequential smart activation/deactivation based on load' [patent_app_type] => utility [patent_app_number] => 13/812128 [patent_app_country] => US [patent_app_date] => 2011-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9393 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13812128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11508902 [patent_doc_number] => 09600061 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2017-03-21 [patent_title] => 'Power supply module and power supply system with sequential smart activation/deactivation based on load' [patent_app_type] => utility [patent_app_number] => 13/812128 [patent_app_country] => US [patent_app_date] => 2011-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9393 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13812128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11508902 [patent_doc_number] => 09600061 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2017-03-21 [patent_title] => 'Power supply module and power supply system with sequential smart activation/deactivation based on load' [patent_app_type] => utility [patent_app_number] => 13/812128 [patent_app_country] => US [patent_app_date] => 2011-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9393 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13812128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11508902 [patent_doc_number] => 09600061 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2017-03-21 [patent_title] => 'Power supply module and power supply system with sequential smart activation/deactivation based on load' [patent_app_type] => utility [patent_app_number] => 13/812128 [patent_app_country] => US [patent_app_date] => 2011-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9393 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13812128 [rel_patent_id] =>[rel_patent_doc_number] =>)