
Osman M. Alshack
Examiner (ID: 2514, Phone: (571)272-2069 , Office: P/2112 )
| Most Active Art Unit | 2112 |
| Art Unit(s) | 2112 |
| Total Applications | 576 |
| Issued Applications | 459 |
| Pending Applications | 64 |
| Abandoned Applications | 69 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14302433
[patent_doc_number] => 10291356
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Decoding procedures in systems with codeblock segmentation
[patent_app_type] => utility
[patent_app_number] => 15/151809
[patent_app_country] => US
[patent_app_date] => 2016-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 8124
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15151809
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/151809 | Decoding procedures in systems with codeblock segmentation | May 10, 2016 | Issued |
Array
(
[id] => 11132940
[patent_doc_number] => 20160329915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-10
[patent_title] => 'APPARATUS AND METHOD FOR ERROR CORRECTION AND PASSIVE OPTICAL NETWORK'
[patent_app_type] => utility
[patent_app_number] => 15/148100
[patent_app_country] => US
[patent_app_date] => 2016-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7956
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15148100
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/148100 | APPARATUS AND METHOD FOR ERROR CORRECTION AND PASSIVE OPTICAL NETWORK | May 5, 2016 | Abandoned |
Array
(
[id] => 12249944
[patent_doc_number] => 09922726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-20
[patent_title] => 'Semiconductor memory device and method for detecting weak cells'
[patent_app_type] => utility
[patent_app_number] => 15/147419
[patent_app_country] => US
[patent_app_date] => 2016-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 7319
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15147419
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/147419 | Semiconductor memory device and method for detecting weak cells | May 4, 2016 | Issued |
Array
(
[id] => 11397009
[patent_doc_number] => 20170017545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-19
[patent_title] => 'ERROR CORRECTION DEVICE, SEMICONDUCTOR STORAGE DEVICE, AND ERROR CORRECTION METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/144607
[patent_app_country] => US
[patent_app_date] => 2016-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 10988
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15144607
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/144607 | ERROR CORRECTION DEVICE, SEMICONDUCTOR STORAGE DEVICE, AND ERROR CORRECTION METHOD | May 1, 2016 | Abandoned |
Array
(
[id] => 11674566
[patent_doc_number] => 20170163291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-08
[patent_title] => 'Method for Managing a Fail Bit Line of a Memory Plane of a Non Volatile Memory and Corresponding Memory Device'
[patent_app_type] => utility
[patent_app_number] => 15/140997
[patent_app_country] => US
[patent_app_date] => 2016-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3868
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15140997
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/140997 | Method for managing a fail bit line of a memory plane of a non volatile memory and corresponding memory device | Apr 27, 2016 | Issued |
Array
(
[id] => 14399285
[patent_doc_number] => 10312938
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-04
[patent_title] => Transmitter and parity permutation method thereof
[patent_app_type] => utility
[patent_app_number] => 15/130011
[patent_app_country] => US
[patent_app_date] => 2016-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 31714
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 447
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15130011
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/130011 | Transmitter and parity permutation method thereof | Apr 14, 2016 | Issued |
Array
(
[id] => 14460989
[patent_doc_number] => 10326474
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-18
[patent_title] => Transmitter and parity permutation method thereof
[patent_app_type] => utility
[patent_app_number] => 15/058318
[patent_app_country] => US
[patent_app_date] => 2016-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 31703
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 377
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15058318
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/058318 | Transmitter and parity permutation method thereof | Mar 1, 2016 | Issued |
Array
(
[id] => 15956947
[patent_doc_number] => 10666394
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Information processing device, communication system, information processing method, and program
[patent_app_type] => utility
[patent_app_number] => 15/559893
[patent_app_country] => US
[patent_app_date] => 2016-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 23
[patent_no_of_words] => 19557
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15559893
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/559893 | Information processing device, communication system, information processing method, and program | Jan 21, 2016 | Issued |
Array
(
[id] => 11240518
[patent_doc_number] => 09467172
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-10-11
[patent_title] => 'Forward error correction decoder and method therefor'
[patent_app_type] => utility
[patent_app_number] => 14/991323
[patent_app_country] => US
[patent_app_date] => 2016-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4625
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14991323
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/991323 | Forward error correction decoder and method therefor | Jan 7, 2016 | Issued |
Array
(
[id] => 16758575
[patent_doc_number] => 10977124
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-13
[patent_title] => Distributed storage system, data storage method, and software program
[patent_app_type] => utility
[patent_app_number] => 15/762862
[patent_app_country] => US
[patent_app_date] => 2016-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 7907
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15762862
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/762862 | Distributed storage system, data storage method, and software program | Jan 6, 2016 | Issued |
Array
(
[id] => 10773047
[patent_doc_number] => 20160119203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-28
[patent_title] => 'Error Detection in Critical Repeating Data in a Wireless Sensor System'
[patent_app_type] => utility
[patent_app_number] => 14/987180
[patent_app_country] => US
[patent_app_date] => 2016-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10680
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14987180
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/987180 | Error Detection in Critical Repeating Data in a Wireless Sensor System | Jan 3, 2016 | Abandoned |
Array
(
[id] => 11397778
[patent_doc_number] => 20170018315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-19
[patent_title] => 'TEST SYSTEM AND TEST METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/957320
[patent_app_country] => US
[patent_app_date] => 2015-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5295
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14957320
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/957320 | TEST SYSTEM AND TEST METHOD | Dec 1, 2015 | Abandoned |
Array
(
[id] => 11672419
[patent_doc_number] => 20170161141
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-08
[patent_title] => 'METHOD AND APPARATUS FOR CORRECTING DATA IN MULTIPLE ECC BLOCKS OF RAID MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/956726
[patent_app_country] => US
[patent_app_date] => 2015-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6429
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14956726
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/956726 | METHOD AND APPARATUS FOR CORRECTING DATA IN MULTIPLE ECC BLOCKS OF RAID MEMORY | Dec 1, 2015 | Abandoned |
Array
(
[id] => 11665220
[patent_doc_number] => 20170153939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-01
[patent_title] => 'CONFIGURABLE RELIABILITY FOR MEMORY DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/956335
[patent_app_country] => US
[patent_app_date] => 2015-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5235
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14956335
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/956335 | Configurable reliability for memory devices | Nov 30, 2015 | Issued |
Array
(
[id] => 11476618
[patent_doc_number] => 20170063399
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'SYSTEMS AND METHODS FOR REPAIR REDUNDANCY CONTROL FOR LARGE ERASURE CODED DATA STORAGE'
[patent_app_type] => utility
[patent_app_number] => 14/954728
[patent_app_country] => US
[patent_app_date] => 2015-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 31265
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14954728
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/954728 | SYSTEMS AND METHODS FOR REPAIR REDUNDANCY CONTROL FOR LARGE ERASURE CODED DATA STORAGE | Nov 29, 2015 | Abandoned |
Array
(
[id] => 11476613
[patent_doc_number] => 20170063397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'SYSTEMS AND METHODS FOR VERIFICATION OF CODE RESILIENCEY FOR DATA STORAGE'
[patent_app_type] => utility
[patent_app_number] => 14/954609
[patent_app_country] => US
[patent_app_date] => 2015-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 30445
[patent_no_of_claims] => 82
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14954609
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/954609 | Systems and methods for verification of code resiliency for data storage | Nov 29, 2015 | Issued |
Array
(
[id] => 11666691
[patent_doc_number] => 20170155410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-01
[patent_title] => 'ERROR CORRECTING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/953422
[patent_app_country] => US
[patent_app_date] => 2015-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2913
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14953422
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/953422 | Error correcting method | Nov 29, 2015 | Issued |
Array
(
[id] => 12474981
[patent_doc_number] => 09990245
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-05
[patent_title] => Electronic device having fault monitoring for a memory and associated methods
[patent_app_type] => utility
[patent_app_number] => 14/951639
[patent_app_country] => US
[patent_app_date] => 2015-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2662
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14951639
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/951639 | Electronic device having fault monitoring for a memory and associated methods | Nov 24, 2015 | Issued |
Array
(
[id] => 14202863
[patent_doc_number] => 10268547
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-23
[patent_title] => Memory protection device and method
[patent_app_type] => utility
[patent_app_number] => 14/952912
[patent_app_country] => US
[patent_app_date] => 2015-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 3709
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 361
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14952912
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/952912 | Memory protection device and method | Nov 24, 2015 | Issued |
Array
(
[id] => 11042271
[patent_doc_number] => 20160239227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-18
[patent_title] => 'Data Storage Device and Data Retrieval Method'
[patent_app_type] => utility
[patent_app_number] => 14/951052
[patent_app_country] => US
[patent_app_date] => 2015-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3943
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14951052
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/951052 | Data storage device and data retrieval method | Nov 23, 2015 | Issued |