
Osman M. Alshack
Examiner (ID: 2514, Phone: (571)272-2069 , Office: P/2112 )
| Most Active Art Unit | 2112 |
| Art Unit(s) | 2112 |
| Total Applications | 576 |
| Issued Applications | 459 |
| Pending Applications | 64 |
| Abandoned Applications | 69 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18650836
[patent_doc_number] => 20230296671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-21
[patent_title] => MEMORY TESTER AND TEST METHOD THAT USES MEMORY TESTER
[patent_app_type] => utility
[patent_app_number] => 17/941439
[patent_app_country] => US
[patent_app_date] => 2022-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2120
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17941439
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/941439 | Memory tester and test method that uses memory tester | Sep 8, 2022 | Issued |
Array
(
[id] => 20489028
[patent_doc_number] => 20260025231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-22
[patent_title] => BIT TO SYMBOL MAPPING DESIGN FOR BIT-LEVEL CONSTELLATION SHAPING
[patent_app_type] => utility
[patent_app_number] => 18/995110
[patent_app_country] => US
[patent_app_date] => 2022-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14383
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18995110
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/995110 | BIT TO SYMBOL MAPPING DESIGN FOR BIT-LEVEL CONSTELLATION SHAPING | Sep 1, 2022 | Pending |
Array
(
[id] => 18221954
[patent_doc_number] => 20230060948
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => Methods for Reliable Low Latency Data Delivery Using Erasure Codes and Feedback
[patent_app_type] => utility
[patent_app_number] => 17/891891
[patent_app_country] => US
[patent_app_date] => 2022-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18774
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 315
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17891891
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/891891 | Methods for reliable low latency data delivery using erasure codes and feedback | Aug 18, 2022 | Issued |
Array
(
[id] => 18973952
[patent_doc_number] => 20240054044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => REMEDIATING CHARACTERISTICS OF CONTENT CAPTURED BY A RECORDING APPLICATION ON A USER DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/819914
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8992
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17819914
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/819914 | Remediating characteristics of content captured by a recording application on a user device | Aug 14, 2022 | Issued |
Array
(
[id] => 19703253
[patent_doc_number] => 12197277
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-14
[patent_title] => Classification-based error recovery with reinforcement learning
[patent_app_type] => utility
[patent_app_number] => 17/880155
[patent_app_country] => US
[patent_app_date] => 2022-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10141
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17880155
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/880155 | Classification-based error recovery with reinforcement learning | Aug 2, 2022 | Issued |
Array
(
[id] => 19705720
[patent_doc_number] => 12199770
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-01-14
[patent_title] => High accuracy timestamping of transmissions at physical layer of communication devices and systems
[patent_app_type] => utility
[patent_app_number] => 17/877572
[patent_app_country] => US
[patent_app_date] => 2022-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7117
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17877572
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/877572 | High accuracy timestamping of transmissions at physical layer of communication devices and systems | Jul 28, 2022 | Issued |
Array
(
[id] => 20368227
[patent_doc_number] => 20250358039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-20
[patent_title] => APPROXIMATION SCHEMES USING FUNCTIONAL FITTING IN CONSTELLATION SHAPING
[patent_app_type] => utility
[patent_app_number] => 18/871403
[patent_app_country] => US
[patent_app_date] => 2022-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18871403
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/871403 | APPROXIMATION SCHEMES USING FUNCTIONAL FITTING IN CONSTELLATION SHAPING | Jul 17, 2022 | Pending |
Array
(
[id] => 18162766
[patent_doc_number] => 20230029359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => METHOD AND APPARATUS FOR TESTING AI CHIP COMPUTING PERFORMANCE, AND NON-TRANSITORY COMPUTER-READABLE STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/808282
[patent_app_country] => US
[patent_app_date] => 2022-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7362
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17808282
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/808282 | Method and apparatus for testing AI chip computing performance, and non-transitory computer-readable storage medium | Jun 21, 2022 | Issued |
Array
(
[id] => 17917231
[patent_doc_number] => 20220319627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => MANAGEMENT OF MULTIPLE MEMORY IN-FIELD SELF-REPAIR OPTIONS
[patent_app_type] => utility
[patent_app_number] => 17/843897
[patent_app_country] => US
[patent_app_date] => 2022-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7025
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17843897
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/843897 | Management of multiple memory in-field self-repair options | Jun 16, 2022 | Issued |
Array
(
[id] => 18796734
[patent_doc_number] => 11830562
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-28
[patent_title] => Three-dimensional stacked memory device and method
[patent_app_type] => utility
[patent_app_number] => 17/840722
[patent_app_country] => US
[patent_app_date] => 2022-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11186
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17840722
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/840722 | Three-dimensional stacked memory device and method | Jun 14, 2022 | Issued |
Array
(
[id] => 18422407
[patent_doc_number] => 20230176871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => SEMICONDUCTOR DEVICE AND TEST METHOD THEREOF, AND NON-TRANSITORY COMPUTER READABLE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/840785
[patent_app_country] => US
[patent_app_date] => 2022-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4922
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17840785
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/840785 | Semiconductor device and test method thereof, and non-transitory computer readable medium | Jun 14, 2022 | Issued |
Array
(
[id] => 17899298
[patent_doc_number] => 20220308960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => PLANE SPANNING DATA REDUNDANCY IN SOLID STATE STORAGE DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/838889
[patent_app_country] => US
[patent_app_date] => 2022-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8409
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17838889
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/838889 | PLANE SPANNING DATA REDUNDANCY IN SOLID STATE STORAGE DEVICES | Jun 12, 2022 | Abandoned |
Array
(
[id] => 19406165
[patent_doc_number] => 20240289676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => NON-CLIFFORD QUANTUM GATES
[patent_app_type] => utility
[patent_app_number] => 18/566621
[patent_app_country] => US
[patent_app_date] => 2022-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9264
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18566621
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/566621 | NON-CLIFFORD QUANTUM GATES | May 31, 2022 | Pending |
Array
(
[id] => 17841463
[patent_doc_number] => 20220278769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-01
[patent_title] => METHOD AND APPARATUS TO DECODE PACKETS TO COMPUTE LOG LIKELIHOOD RATIO IN WIRELESS NETWORK
[patent_app_type] => utility
[patent_app_number] => 17/747485
[patent_app_country] => US
[patent_app_date] => 2022-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8593
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17747485
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/747485 | Method and apparatus to decode packets to compute log likelihood ratio in wireless network | May 17, 2022 | Issued |
Array
(
[id] => 20323203
[patent_doc_number] => 20250335291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => CORRECTION DATA DETERMINATION APPARATUS, CORRECTION DATA DETERMINATION METHOD, AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 18/864942
[patent_app_country] => US
[patent_app_date] => 2022-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3384
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18864942
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/864942 | CORRECTION DATA DETERMINATION APPARATUS, CORRECTION DATA DETERMINATION METHOD, AND STORAGE MEDIUM | May 17, 2022 | Pending |
Array
(
[id] => 18703300
[patent_doc_number] => 11789811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-17
[patent_title] => Techniques for storing data to enhance recovery and detection of data corruption errors
[patent_app_type] => utility
[patent_app_number] => 17/746627
[patent_app_country] => US
[patent_app_date] => 2022-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 5542
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17746627
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/746627 | Techniques for storing data to enhance recovery and detection of data corruption errors | May 16, 2022 | Issued |
Array
(
[id] => 18775368
[patent_doc_number] => 20230370203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => SELECTIVE ACKNOWLEDGEMENT FRAMEWORK FOR HIGH-PERFORMANCE NETWORKS
[patent_app_type] => utility
[patent_app_number] => 17/742854
[patent_app_country] => US
[patent_app_date] => 2022-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7978
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17742854
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/742854 | SELECTIVE ACKNOWLEDGEMENT FRAMEWORK FOR HIGH-PERFORMANCE NETWORKS | May 11, 2022 | Abandoned |
Array
(
[id] => 20079243
[patent_doc_number] => 12353307
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Random instruction-side stressing in post-silicon validation
[patent_app_type] => utility
[patent_app_number] => 17/722430
[patent_app_country] => US
[patent_app_date] => 2022-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2013
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17722430
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/722430 | Random instruction-side stressing in post-silicon validation | Apr 17, 2022 | Issued |
Array
(
[id] => 17950335
[patent_doc_number] => 20220337354
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => DEVICE WITH MULTI-CHANNEL BONDING
[patent_app_type] => utility
[patent_app_number] => 17/659281
[patent_app_country] => US
[patent_app_date] => 2022-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9977
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17659281
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/659281 | Device with multi-channel bonding | Apr 13, 2022 | Issued |
Array
(
[id] => 17932994
[patent_doc_number] => 20220328120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => DATA TRANSMISSION CIRCUIT, DATA TRANSMISSION METHOD, AND STORAGE APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/717159
[patent_app_country] => US
[patent_app_date] => 2022-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5240
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17717159
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/717159 | Data transmission circuit, data transmission method, and storage apparatus | Apr 10, 2022 | Issued |