Oyesola C Ojo

Array ( [id] => 3672150 [patent_doc_number] => 05625578 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-29 [patent_title] => 'PCB simulation on basis of reduced equivalent circuit' [patent_app_type] => 1 [patent_app_number] => 8/207531 [patent_app_country] => US [patent_app_date] => 1994-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 5252 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/625/05625578.pdf [firstpage_image] =>[orig_patent_app_number] => 207531 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3894774 [patent_doc_number] => 05826057 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-20 [patent_title] => 'Method for managing virtual address space at improved space utilization efficiency' [patent_app_type] => 1 [patent_app_number] => 8/005371 [patent_app_country] => US [patent_app_date] => 1993-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 26 [patent_no_of_words] => 11579 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/826/05826057.pdf [firstpage_image] =>[orig_patent_app_number] => 005371 [rel_patent_id] =>[rel_patent_doc_number] =>)