
Pamela E. Perkins
Examiner (ID: 9478, Phone: (571)272-1840 , Office: P/2822 )
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2822 |
| Total Applications | 888 |
| Issued Applications | 738 |
| Pending Applications | 17 |
| Abandoned Applications | 134 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 630379
[patent_doc_number] => 07132339
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-07
[patent_title] => 'Transistor structure with thick recessed source/drain structures and fabrication process of same'
[patent_app_type] => utility
[patent_app_number] => 11/007843
[patent_app_country] => US
[patent_app_date] => 2004-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6939
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/132/07132339.pdf
[firstpage_image] =>[orig_patent_app_number] => 11007843
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/007843 | Transistor structure with thick recessed source/drain structures and fabrication process of same | Dec 8, 2004 | Issued |
Array
(
[id] => 820549
[patent_doc_number] => 07407880
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-05
[patent_title] => 'Semiconductor device and manufacturing process therefore'
[patent_app_type] => utility
[patent_app_number] => 11/002307
[patent_app_country] => US
[patent_app_date] => 2004-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 4071
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/407/07407880.pdf
[firstpage_image] =>[orig_patent_app_number] => 11002307
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/002307 | Semiconductor device and manufacturing process therefore | Dec 2, 2004 | Issued |
Array
(
[id] => 7104104
[patent_doc_number] => 20050106830
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-19
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/004786
[patent_app_country] => US
[patent_app_date] => 2004-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7569
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0106/20050106830.pdf
[firstpage_image] =>[orig_patent_app_number] => 11004786
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/004786 | Semiconductor device and method of manufacturing the same | Dec 2, 2004 | Abandoned |
Array
(
[id] => 7005353
[patent_doc_number] => 20050170666
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-04
[patent_title] => 'Semiconductor device and manufacturing method of the same'
[patent_app_type] => utility
[patent_app_number] => 10/999937
[patent_app_country] => US
[patent_app_date] => 2004-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3423
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0170/20050170666.pdf
[firstpage_image] =>[orig_patent_app_number] => 10999937
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/999937 | Semiconductor device and manufacturing method of the same | Nov 30, 2004 | Issued |
Array
(
[id] => 813643
[patent_doc_number] => 07413915
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-19
[patent_title] => 'Micro-fluid ejection head containing reentrant fluid feed slots'
[patent_app_type] => utility
[patent_app_number] => 11/001227
[patent_app_country] => US
[patent_app_date] => 2004-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 5710
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/413/07413915.pdf
[firstpage_image] =>[orig_patent_app_number] => 11001227
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/001227 | Micro-fluid ejection head containing reentrant fluid feed slots | Nov 30, 2004 | Issued |
Array
(
[id] => 467306
[patent_doc_number] => 07235463
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-06-26
[patent_title] => 'Method for fabricating an electrical insulator'
[patent_app_type] => utility
[patent_app_number] => 10/998717
[patent_app_country] => US
[patent_app_date] => 2004-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 1691
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/235/07235463.pdf
[firstpage_image] =>[orig_patent_app_number] => 10998717
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/998717 | Method for fabricating an electrical insulator | Nov 29, 2004 | Issued |
Array
(
[id] => 738880
[patent_doc_number] => 07034368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-25
[patent_title] => 'Semiconductor memory device and fabrication method thereof using damascene gate and epitaxial growth'
[patent_app_type] => utility
[patent_app_number] => 11/001355
[patent_app_country] => US
[patent_app_date] => 2004-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 26
[patent_no_of_words] => 2730
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/034/07034368.pdf
[firstpage_image] =>[orig_patent_app_number] => 11001355
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/001355 | Semiconductor memory device and fabrication method thereof using damascene gate and epitaxial growth | Nov 29, 2004 | Issued |
Array
(
[id] => 6991004
[patent_doc_number] => 20050090041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-28
[patent_title] => 'Constructing of an electronic assembly having a decoupling capacitor'
[patent_app_type] => utility
[patent_app_number] => 10/998307
[patent_app_country] => US
[patent_app_date] => 2004-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2211
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20050090041.pdf
[firstpage_image] =>[orig_patent_app_number] => 10998307
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/998307 | Constructing of an electronic assembly having a decoupling capacitor | Nov 23, 2004 | Abandoned |
Array
(
[id] => 404642
[patent_doc_number] => 07288471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-10-30
[patent_title] => 'Bumping electronic components using transfer substrates'
[patent_app_type] => utility
[patent_app_number] => 10/989107
[patent_app_country] => US
[patent_app_date] => 2004-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 5776
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/288/07288471.pdf
[firstpage_image] =>[orig_patent_app_number] => 10989107
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/989107 | Bumping electronic components using transfer substrates | Nov 14, 2004 | Issued |
Array
(
[id] => 7178671
[patent_doc_number] => 20050124087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-09
[patent_title] => 'Method for manufacturing electro-optical device, electro-optical device, and electronic equipment'
[patent_app_type] => utility
[patent_app_number] => 10/985887
[patent_app_country] => US
[patent_app_date] => 2004-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10695
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20050124087.pdf
[firstpage_image] =>[orig_patent_app_number] => 10985887
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/985887 | Method for manufacturing electro-optical device, electro-optical device, and electronic equipment | Nov 11, 2004 | Abandoned |
Array
(
[id] => 6942645
[patent_doc_number] => 20050194693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-08
[patent_title] => 'Semiconductor device manufacturing method and manufacturing apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/985667
[patent_app_country] => US
[patent_app_date] => 2004-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5928
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0194/20050194693.pdf
[firstpage_image] =>[orig_patent_app_number] => 10985667
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/985667 | Semiconductor device manufacturing method and manufacturing apparatus | Nov 10, 2004 | Issued |
Array
(
[id] => 6905765
[patent_doc_number] => 20050101160
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-12
[patent_title] => 'Silicon thin film transistors and solar cells on plastic substrates'
[patent_app_type] => utility
[patent_app_number] => 10/984107
[patent_app_country] => US
[patent_app_date] => 2004-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3450
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0101/20050101160.pdf
[firstpage_image] =>[orig_patent_app_number] => 10984107
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/984107 | Silicon thin film transistors and solar cells on plastic substrates | Nov 8, 2004 | Abandoned |
Array
(
[id] => 289032
[patent_doc_number] => 07547646
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-16
[patent_title] => 'Trench capacitor structure and process for applying a covering layer and a mask for trench etching processes in semiconductor substrates'
[patent_app_type] => utility
[patent_app_number] => 10/974797
[patent_app_country] => US
[patent_app_date] => 2004-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5810
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/547/07547646.pdf
[firstpage_image] =>[orig_patent_app_number] => 10974797
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/974797 | Trench capacitor structure and process for applying a covering layer and a mask for trench etching processes in semiconductor substrates | Oct 27, 2004 | Issued |
Array
(
[id] => 534259
[patent_doc_number] => 07172945
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-02-06
[patent_title] => 'Method of manufacturing thin film capacitor'
[patent_app_type] => utility
[patent_app_number] => 10/974747
[patent_app_country] => US
[patent_app_date] => 2004-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 18
[patent_no_of_words] => 4346
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/172/07172945.pdf
[firstpage_image] =>[orig_patent_app_number] => 10974747
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/974747 | Method of manufacturing thin film capacitor | Oct 27, 2004 | Issued |
Array
(
[id] => 456483
[patent_doc_number] => 07244664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-17
[patent_title] => 'Method for dicing and singulating substrates'
[patent_app_type] => utility
[patent_app_number] => 10/974247
[patent_app_country] => US
[patent_app_date] => 2004-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2852
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/244/07244664.pdf
[firstpage_image] =>[orig_patent_app_number] => 10974247
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/974247 | Method for dicing and singulating substrates | Oct 26, 2004 | Issued |
Array
(
[id] => 6935118
[patent_doc_number] => 20050108874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-26
[patent_title] => 'Method of manufacturing capacitor-embedded printed circuit board (PCB)'
[patent_app_type] => utility
[patent_app_number] => 10/971197
[patent_app_country] => US
[patent_app_date] => 2004-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 1475
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20050108874.pdf
[firstpage_image] =>[orig_patent_app_number] => 10971197
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/971197 | Method of manufacturing capacitor-embedded printed circuit board (PCB) | Oct 24, 2004 | Abandoned |
Array
(
[id] => 432290
[patent_doc_number] => 07265063
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-09-04
[patent_title] => 'Method of forming a component having dielectric sub-layers'
[patent_app_type] => utility
[patent_app_number] => 10/971337
[patent_app_country] => US
[patent_app_date] => 2004-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 7262
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/265/07265063.pdf
[firstpage_image] =>[orig_patent_app_number] => 10971337
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/971337 | Method of forming a component having dielectric sub-layers | Oct 21, 2004 | Issued |
Array
(
[id] => 910113
[patent_doc_number] => 07329590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-12
[patent_title] => 'Method for depositing nanolaminate thin films on sensitive surfaces'
[patent_app_type] => utility
[patent_app_number] => 10/969297
[patent_app_country] => US
[patent_app_date] => 2004-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 13226
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/329/07329590.pdf
[firstpage_image] =>[orig_patent_app_number] => 10969297
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/969297 | Method for depositing nanolaminate thin films on sensitive surfaces | Oct 18, 2004 | Issued |
Array
(
[id] => 7083323
[patent_doc_number] => 20050048703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'Method to control device threshold of SOI MOSFET\'s'
[patent_app_type] => utility
[patent_app_number] => 10/965992
[patent_app_country] => US
[patent_app_date] => 2004-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4579
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0048/20050048703.pdf
[firstpage_image] =>[orig_patent_app_number] => 10965992
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/965992 | Method to control device threshold of SOI MOSFET's | Oct 14, 2004 | Issued |
Array
(
[id] => 5715723
[patent_doc_number] => 20060079086
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-13
[patent_title] => 'Apparatus and method of forming silicide in a localized manner'
[patent_app_type] => utility
[patent_app_number] => 10/964157
[patent_app_country] => US
[patent_app_date] => 2004-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7134
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0079/20060079086.pdf
[firstpage_image] =>[orig_patent_app_number] => 10964157
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/964157 | Apparatus and method of forming silicide in a localized manner | Oct 11, 2004 | Issued |