
Pamela E. Perkins
Examiner (ID: 8226, Phone: (571)272-1840 , Office: P/2822 )
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2822 |
| Total Applications | 888 |
| Issued Applications | 738 |
| Pending Applications | 17 |
| Abandoned Applications | 134 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10138400
[patent_doc_number] => 09171722
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-27
[patent_title] => 'Method of vapor-diffusing impurities'
[patent_app_type] => utility
[patent_app_number] => 13/954472
[patent_app_country] => US
[patent_app_date] => 2013-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 7642
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13954472
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/954472 | Method of vapor-diffusing impurities | Jul 29, 2013 | Issued |
Array
(
[id] => 9414206
[patent_doc_number] => 08698243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-15
[patent_title] => 'Semiconductor device with strain-inducing regions and method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/953349
[patent_app_country] => US
[patent_app_date] => 2013-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 6800
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13953349
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/953349 | Semiconductor device with strain-inducing regions and method thereof | Jul 28, 2013 | Issued |
Array
(
[id] => 9158872
[patent_doc_number] => 20130307149
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'Three-Dimensional Integrated Circuit (3DIC)'
[patent_app_type] => utility
[patent_app_number] => 13/949097
[patent_app_country] => US
[patent_app_date] => 2013-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2432
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13949097
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/949097 | Three-dimensional integrated circuit (3DIC) | Jul 22, 2013 | Issued |
Array
(
[id] => 9575093
[patent_doc_number] => 08765506
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-01
[patent_title] => 'Manufacturing method of light emitting device'
[patent_app_type] => utility
[patent_app_number] => 13/947123
[patent_app_country] => US
[patent_app_date] => 2013-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4518
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13947123
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/947123 | Manufacturing method of light emitting device | Jul 21, 2013 | Issued |
Array
(
[id] => 10551538
[patent_doc_number] => 09276172
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-01
[patent_title] => 'Method of manufacturing a display device'
[patent_app_type] => utility
[patent_app_number] => 13/947594
[patent_app_country] => US
[patent_app_date] => 2013-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4764
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13947594
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/947594 | Method of manufacturing a display device | Jul 21, 2013 | Issued |
Array
(
[id] => 9762107
[patent_doc_number] => 08846428
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-30
[patent_title] => 'Method for manufacturing light emitting diode chip with electrodes having smooth surfaces'
[patent_app_type] => utility
[patent_app_number] => 13/942713
[patent_app_country] => US
[patent_app_date] => 2013-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1646
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13942713
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/942713 | Method for manufacturing light emitting diode chip with electrodes having smooth surfaces | Jul 15, 2013 | Issued |
Array
(
[id] => 9497182
[patent_doc_number] => 08736004
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-27
[patent_title] => 'Magnetic tunnel junction for MRAM applications'
[patent_app_type] => utility
[patent_app_number] => 13/941741
[patent_app_country] => US
[patent_app_date] => 2013-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 6955
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13941741
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/941741 | Magnetic tunnel junction for MRAM applications | Jul 14, 2013 | Issued |
Array
(
[id] => 9761536
[patent_doc_number] => 08845854
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-30
[patent_title] => 'Laser, plasma etch, and backside grind process for wafer dicing'
[patent_app_type] => utility
[patent_app_number] => 13/938537
[patent_app_country] => US
[patent_app_date] => 2013-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 5705
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13938537
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/938537 | Laser, plasma etch, and backside grind process for wafer dicing | Jul 9, 2013 | Issued |
Array
(
[id] => 9212176
[patent_doc_number] => 20140011353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-09
[patent_title] => 'FILM DEPOSITION METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/937070
[patent_app_country] => US
[patent_app_date] => 2013-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9138
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13937070
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/937070 | Film deposition method | Jul 7, 2013 | Issued |
Array
(
[id] => 9134981
[patent_doc_number] => 20130295696
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-07
[patent_title] => 'METHOD FOR TRANSFERRING A LAYER FROM A DONOR SUBSTRATE ONTO A HANDLE SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 13/933779
[patent_app_country] => US
[patent_app_date] => 2013-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5080
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13933779
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/933779 | Method for transferring a layer from a donor substrate onto a handle substrate | Jul 1, 2013 | Issued |
Array
(
[id] => 9338984
[patent_doc_number] => 20140065766
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'METHOD FOR FABRICATING WELL-ALIGNED ZINC OXIDE MICRORODS AND NANORODS AND APPLICATION THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/934087
[patent_app_country] => US
[patent_app_date] => 2013-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3381
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13934087
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/934087 | METHOD FOR FABRICATING WELL-ALIGNED ZINC OXIDE MICRORODS AND NANORODS AND APPLICATION THEREOF | Jul 1, 2013 | Abandoned |
Array
(
[id] => 10022393
[patent_doc_number] => 09064888
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-23
[patent_title] => 'Forming tunneling field-effect transistor with stacking fault and resulting device'
[patent_app_type] => utility
[patent_app_number] => 13/931211
[patent_app_country] => US
[patent_app_date] => 2013-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2993
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13931211
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/931211 | Forming tunneling field-effect transistor with stacking fault and resulting device | Jun 27, 2013 | Issued |
Array
(
[id] => 9691724
[patent_doc_number] => 08822318
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-02
[patent_title] => 'Doping of semiconductor substrate through carbonless phosphorous-containing layer'
[patent_app_type] => utility
[patent_app_number] => 13/923445
[patent_app_country] => US
[patent_app_date] => 2013-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2283
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13923445
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/923445 | Doping of semiconductor substrate through carbonless phosphorous-containing layer | Jun 20, 2013 | Issued |
Array
(
[id] => 9648562
[patent_doc_number] => 08802572
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-12
[patent_title] => 'Method of patterning a low-k dielectric film'
[patent_app_type] => utility
[patent_app_number] => 13/922543
[patent_app_country] => US
[patent_app_date] => 2013-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 6688
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13922543
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/922543 | Method of patterning a low-k dielectric film | Jun 19, 2013 | Issued |
Array
(
[id] => 9081537
[patent_doc_number] => 20130267067
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-10
[patent_title] => 'Embedded NOR Flash Memory Process with NAND Cell and True Logic Compatible Low Voltage Device'
[patent_app_type] => utility
[patent_app_number] => 13/908559
[patent_app_country] => US
[patent_app_date] => 2013-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8963
[patent_no_of_claims] => 66
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13908559
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/908559 | Embedded NOR Flash Memory Process with NAND Cell and True Logic Compatible Low Voltage Device | Jun 2, 2013 | Abandoned |
Array
(
[id] => 10950678
[patent_doc_number] => 20140353700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-04
[patent_title] => 'HETEROJUNCTION LIGHT EMITTING DIODE'
[patent_app_type] => utility
[patent_app_number] => 13/905840
[patent_app_country] => US
[patent_app_date] => 2013-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6813
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13905840
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/905840 | Heterojunction light emitting diode | May 29, 2013 | Issued |
Array
(
[id] => 9174560
[patent_doc_number] => 20130316545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-28
[patent_title] => 'FILM FORMING METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/901889
[patent_app_country] => US
[patent_app_date] => 2013-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 11583
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13901889
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/901889 | Film forming method | May 23, 2013 | Issued |
Array
(
[id] => 10597233
[patent_doc_number] => 09318328
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-19
[patent_title] => 'Method and apparatus for forming silicon film'
[patent_app_type] => utility
[patent_app_number] => 13/901712
[patent_app_country] => US
[patent_app_date] => 2013-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5545
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13901712
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/901712 | Method and apparatus for forming silicon film | May 23, 2013 | Issued |
Array
(
[id] => 9191564
[patent_doc_number] => 20130330879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-12
[patent_title] => 'MANUFACTURING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/899270
[patent_app_country] => US
[patent_app_date] => 2013-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7224
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13899270
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/899270 | MANUFACTURING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE | May 20, 2013 | Abandoned |
Array
(
[id] => 9054694
[patent_doc_number] => 20130252408
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'METHOD FOR FABRICATING SCHOTTKY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/894439
[patent_app_country] => US
[patent_app_date] => 2013-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2985
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13894439
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/894439 | METHOD FOR FABRICATING SCHOTTKY DEVICE | May 14, 2013 | Abandoned |