
Pamela J. Burgess
Examiner (ID: 4391)
| Most Active Art Unit | 2911 |
| Art Unit(s) | 2911, 2901 |
| Total Applications | 2565 |
| Issued Applications | 2545 |
| Pending Applications | 0 |
| Abandoned Applications | 20 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19806214
[patent_doc_number] => 20250072139
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-27
[patent_title] => BIASING AND READOUT METHODS FOR HIGH-SPEED RESISTIVE GATE SENSOR
[patent_app_type] => utility
[patent_app_number] => 18/809802
[patent_app_country] => US
[patent_app_date] => 2024-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12318
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18809802
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/809802 | BIASING AND READOUT METHODS FOR HIGH-SPEED RESISTIVE GATE SENSOR | Aug 19, 2024 | Pending |
Array
(
[id] => 20260555
[patent_doc_number] => 12432926
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-30
[patent_title] => Method to produce a 3D multilayer semiconductor device and structure
[patent_app_type] => utility
[patent_app_number] => 18/793939
[patent_app_country] => US
[patent_app_date] => 2024-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 85
[patent_figures_cnt] => 172
[patent_no_of_words] => 29990
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18793939
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/793939 | Method to produce a 3D multilayer semiconductor device and structure | Aug 4, 2024 | Issued |
Array
(
[id] => 20476099
[patent_doc_number] => 20260018320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-15
[patent_title] => THIN FILM RESISTOR WITH VIABAR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/772320
[patent_app_country] => US
[patent_app_date] => 2024-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18772320
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/772320 | THIN FILM RESISTOR WITH VIABAR STRUCTURE | Jul 14, 2024 | Issued |
Array
(
[id] => 19935021
[patent_doc_number] => 12308229
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-20
[patent_title] => Method for making memory device including a superlattice gettering layer
[patent_app_type] => utility
[patent_app_number] => 18/761691
[patent_app_country] => US
[patent_app_date] => 2024-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18761691
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/761691 | Method for making memory device including a superlattice gettering layer | Jul 1, 2024 | Issued |
Array
(
[id] => 19366179
[patent_doc_number] => 20240268213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => Flexible Display Device
[patent_app_type] => utility
[patent_app_number] => 18/639455
[patent_app_country] => US
[patent_app_date] => 2024-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18639455
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/639455 | Flexible display device | Apr 17, 2024 | Issued |
Array
(
[id] => 19460151
[patent_doc_number] => 12100658
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Method to produce a 3D multilayer semiconductor device and structure
[patent_app_type] => utility
[patent_app_number] => 18/622992
[patent_app_country] => US
[patent_app_date] => 2024-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 85
[patent_figures_cnt] => 171
[patent_no_of_words] => 34532
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18622992
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/622992 | Method to produce a 3D multilayer semiconductor device and structure | Mar 30, 2024 | Issued |
Array
(
[id] => 19742980
[patent_doc_number] => 12219843
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-04
[patent_title] => Tiled device and electronic device
[patent_app_type] => utility
[patent_app_number] => 18/608837
[patent_app_country] => US
[patent_app_date] => 2024-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 7742
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18608837
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/608837 | Tiled device and electronic device | Mar 17, 2024 | Issued |
Array
(
[id] => 19966870
[patent_doc_number] => 12336410
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-17
[patent_title] => Organic light emitting display apparatus having pixels of different structures
[patent_app_type] => utility
[patent_app_number] => 18/603852
[patent_app_country] => US
[patent_app_date] => 2024-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 15013
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 284
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18603852
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/603852 | Organic light emitting display apparatus having pixels of different structures | Mar 12, 2024 | Issued |
Array
(
[id] => 19253129
[patent_doc_number] => 20240204126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => NOVEL SILICON CARBIDE-BASED LATERAL PN JUNCTION EXTREME ULTRAVIOLET DETECTOR BASED ON SELECTIVE-AREA ION IMPLANTATION, AND PREPARATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/588391
[patent_app_country] => US
[patent_app_date] => 2024-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4955
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18588391
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/588391 | Silicon carbide-based lateral PN junction extreme ultraviolet detector based on selective-area ion implantation, and preparation method thereof | Feb 26, 2024 | Issued |
Array
(
[id] => 19952955
[patent_doc_number] => 12324344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-03
[patent_title] => Light-emitting device including nanostructures and display apparatus including the same
[patent_app_type] => utility
[patent_app_number] => 18/586704
[patent_app_country] => US
[patent_app_date] => 2024-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 37
[patent_no_of_words] => 5560
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18586704
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/586704 | Light-emitting device including nanostructures and display apparatus including the same | Feb 25, 2024 | Issued |
Array
(
[id] => 19221708
[patent_doc_number] => 20240186412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => High Voltage Transistor Structure
[patent_app_type] => utility
[patent_app_number] => 18/441118
[patent_app_country] => US
[patent_app_date] => 2024-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6325
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18441118
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/441118 | High Voltage Transistor Structure | Feb 13, 2024 | Pending |
Array
(
[id] => 19970573
[patent_doc_number] => 12339174
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-24
[patent_title] => Temperature monitoring device and method
[patent_app_type] => utility
[patent_app_number] => 18/421602
[patent_app_country] => US
[patent_app_date] => 2024-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 2290
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18421602
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/421602 | Temperature monitoring device and method | Jan 23, 2024 | Issued |
Array
(
[id] => 19842845
[patent_doc_number] => 12255248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Semiconductor device including backside contact structure having positive slope and method of forming thereof
[patent_app_type] => utility
[patent_app_number] => 18/540280
[patent_app_country] => US
[patent_app_date] => 2023-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 8142
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18540280
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/540280 | Semiconductor device including backside contact structure having positive slope and method of forming thereof | Dec 13, 2023 | Issued |
Array
(
[id] => 19858372
[patent_doc_number] => 12261223
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-25
[patent_title] => Integrated transistors having gate material passing through a pillar of semiconductor material, and methods of forming integrated transistors
[patent_app_type] => utility
[patent_app_number] => 18/530547
[patent_app_country] => US
[patent_app_date] => 2023-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 30
[patent_no_of_words] => 7124
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18530547
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/530547 | Integrated transistors having gate material passing through a pillar of semiconductor material, and methods of forming integrated transistors | Dec 5, 2023 | Issued |
Array
(
[id] => 19055006
[patent_doc_number] => 20240096975
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => SEMICONDUCTOR STRUCTURE AND ASSOCIATED FABRICATING METHOD
[patent_app_type] => utility
[patent_app_number] => 18/521459
[patent_app_country] => US
[patent_app_date] => 2023-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5021
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18521459
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/521459 | Semiconductor structure and associated fabricating method | Nov 27, 2023 | Issued |
Array
(
[id] => 19741208
[patent_doc_number] => 12218053
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-04
[patent_title] => Semiconductor device with metal spacers and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/508575
[patent_app_country] => US
[patent_app_date] => 2023-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 8176
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18508575
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/508575 | Semiconductor device with metal spacers and method for fabricating the same | Nov 13, 2023 | Issued |
Array
(
[id] => 19237613
[patent_doc_number] => 20240194808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => High Information Content Imaging Using Mie Photo Sensors
[patent_app_type] => utility
[patent_app_number] => 18/502834
[patent_app_country] => US
[patent_app_date] => 2023-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12519
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18502834
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/502834 | High Information Content Imaging Using Mie Photo Sensors | Nov 5, 2023 | Abandoned |
Array
(
[id] => 19894775
[patent_doc_number] => 20250120087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-10
[patent_title] => MEMORY STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/502091
[patent_app_country] => US
[patent_app_date] => 2023-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4220
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18502091
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/502091 | MEMORY STRUCTURE AND MANUFACTURING METHOD THEREOF | Nov 5, 2023 | Pending |
Array
(
[id] => 19146981
[patent_doc_number] => 20240146025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => METHOD OF MANUFACTURING VERTICAL-CAVITY SURFACE-EMITTING LASER ELEMENT
[patent_app_type] => utility
[patent_app_number] => 18/497397
[patent_app_country] => US
[patent_app_date] => 2023-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8828
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18497397
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/497397 | METHOD OF MANUFACTURING VERTICAL-CAVITY SURFACE-EMITTING LASER ELEMENT | Oct 29, 2023 | Pending |
Array
(
[id] => 19830025
[patent_doc_number] => 12250832
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-11
[patent_title] => Semiconductor memory structure having drain stressor, source stressor and buried gate and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 18/383570
[patent_app_country] => US
[patent_app_date] => 2023-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6630
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18383570
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/383570 | Semiconductor memory structure having drain stressor, source stressor and buried gate and method of manufacturing the same | Oct 24, 2023 | Issued |