Pancham Bakshi

Array ( [id] => 9153554 [patent_doc_number] => 08586460 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-19 [patent_title] => 'Controlling laser annealed junction depth by implant modification' [patent_app_type] => utility [patent_app_number] => 13/238734 [patent_app_country] => US [patent_app_date] => 2011-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 3698 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13238734 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8172610 [patent_doc_number] => 20120107997 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-03 [patent_title] => 'METHOD OF MANUFACTURING SOLAR CELL' [patent_app_type] => utility [patent_app_number] => 13/239197 [patent_app_country] => US [patent_app_date] => 2011-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 6241 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0107/20120107997.pdf [firstpage_image] =>[orig_patent_app_number] => 13239197 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9074311 [patent_doc_number] => 08551888 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-08 [patent_title] => 'Method of forming patterns for semiconductor device' [patent_app_type] => utility [patent_app_number] => 13/238945 [patent_app_country] => US [patent_app_date] => 2011-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 7186 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13238945 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8932518 [patent_doc_number] => 08492217 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-07-23 [patent_title] => 'Methods of forming conductive contacts with reduced dimensions' [patent_app_type] => utility [patent_app_number] => 13/237011 [patent_app_country] => US [patent_app_date] => 2011-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4635 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13237011 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8720744 [patent_doc_number] => 20130071961 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-03-21 [patent_title] => 'LARGE AREA HERMETIC ENCAPSULATION OF AN OPTOELECTRONIC DEVICE USING VACUUM LAMINATION' [patent_app_type] => utility [patent_app_number] => 13/237360 [patent_app_country] => US [patent_app_date] => 2011-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7570 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13237360 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9059840 [patent_doc_number] => 08546275 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-01 [patent_title] => 'Atomic layer deposition of hafnium and zirconium oxides for memory applications' [patent_app_type] => utility [patent_app_number] => 13/236481 [patent_app_country] => US [patent_app_date] => 2011-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 12269 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13236481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8277946 [patent_doc_number] => 20120171814 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-07-05 [patent_title] => 'SEMICONDUCTOR PACKAGES AND METHODS OF FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/235372 [patent_app_country] => US [patent_app_date] => 2011-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 10475 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13235372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8738146 [patent_doc_number] => 08409916 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-02 [patent_title] => 'Thin film transistor substrate, display device having the same and method of manufacturing the display device' [patent_app_type] => utility [patent_app_number] => 13/233399 [patent_app_country] => US [patent_app_date] => 2011-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5030 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13233399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7751462 [patent_doc_number] => 08110472 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-07 [patent_title] => 'High power and high temperature semiconductor power devices protected by non-uniform ballasted sources' [patent_app_type] => utility [patent_app_number] => 13/199251 [patent_app_country] => US [patent_app_date] => 2011-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 3173 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/110/08110472.pdf [firstpage_image] =>[orig_patent_app_number] => 13199251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7763562 [patent_doc_number] => 08115272 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-14 [patent_title] => 'Silicon dioxide cantilever support and method for silicon etched structures' [patent_app_type] => utility [patent_app_number] => 13/208098 [patent_app_country] => US [patent_app_date] => 2011-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 21 [patent_no_of_words] => 6153 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/115/08115272.pdf [firstpage_image] =>[orig_patent_app_number] => 13208098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7762208 [patent_doc_number] => 08114779 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-14 [patent_title] => 'Silicon dioxide cantilever support and method for silicon etched structures' [patent_app_type] => utility [patent_app_number] => 13/208130 [patent_app_country] => US [patent_app_date] => 2011-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 21 [patent_no_of_words] => 6153 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/114/08114779.pdf [firstpage_image] =>[orig_patent_app_number] => 13208130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8973816 [patent_doc_number] => 20130207246 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-08-15 [patent_title] => 'Packaging an Integrated Circuit Die' [patent_app_type] => utility [patent_app_number] => 13/816108 [patent_app_country] => US [patent_app_date] => 2011-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8749 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13816108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8549779 [patent_doc_number] => 08324664 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-04 [patent_title] => 'Fuse of a semiconductor device' [patent_app_type] => utility [patent_app_number] => 13/205275 [patent_app_country] => US [patent_app_date] => 2011-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2467 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13205275 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7573617 [patent_doc_number] => 20110269273 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-11-03 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/183196 [patent_app_country] => US [patent_app_date] => 2011-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 6837 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0269/20110269273.pdf [firstpage_image] =>[orig_patent_app_number] => 13183196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7496811 [patent_doc_number] => 20110260251 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-27 [patent_title] => 'Semiconductor Device and Method of Fabricating Same' [patent_app_type] => utility [patent_app_number] => 13/178755 [patent_app_country] => US [patent_app_date] => 2011-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5821 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0260/20110260251.pdf [firstpage_image] =>[orig_patent_app_number] => 13178755 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7496811 [patent_doc_number] => 20110260251 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-27 [patent_title] => 'Semiconductor Device and Method of Fabricating Same' [patent_app_type] => utility [patent_app_number] => 13/178755 [patent_app_country] => US [patent_app_date] => 2011-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5821 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0260/20110260251.pdf [firstpage_image] =>[orig_patent_app_number] => 13178755 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8925495 [patent_doc_number] => 20130181255 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-07-18 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/824043 [patent_app_country] => US [patent_app_date] => 2011-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6661 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13824043 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8458576 [patent_doc_number] => 08294246 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-23 [patent_title] => 'Semiconductor structures including square cuts in single crystal silicon and method of forming same' [patent_app_type] => utility [patent_app_number] => 13/176416 [patent_app_country] => US [patent_app_date] => 2011-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 36 [patent_no_of_words] => 5664 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13176416 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8937479 [patent_doc_number] => 20130187276 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-07-25 [patent_title] => 'MICROELECTRONIC DEVICE HAVING METAL INTERCONNECTION LEVELS CONNECTED BY PROGRAMMABLE VIAS' [patent_app_type] => utility [patent_app_number] => 13/808043 [patent_app_country] => US [patent_app_date] => 2011-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 9318 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13808043 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7496849 [patent_doc_number] => 20110260289 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-27 [patent_title] => 'Semiconductor device and bypass capacitor module' [patent_app_type] => utility [patent_app_number] => 13/135434 [patent_app_country] => US [patent_app_date] => 2011-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4754 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0260/20110260289.pdf [firstpage_image] =>[orig_patent_app_number] => 13135434 [rel_patent_id] =>[rel_patent_doc_number] =>)