
Paras D. Shah
Examiner (ID: 9016, Phone: (571)270-1650 , Office: P/2659 )
| Most Active Art Unit | 2659 |
| Art Unit(s) | 2653, 2626, 2659 |
| Total Applications | 738 |
| Issued Applications | 515 |
| Pending Applications | 27 |
| Abandoned Applications | 203 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17181388
[patent_doc_number] => 11158637
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Method and structure for FinFET device
[patent_app_type] => utility
[patent_app_number] => 16/908215
[patent_app_country] => US
[patent_app_date] => 2020-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 6631
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16908215
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/908215 | Method and structure for FinFET device | Jun 21, 2020 | Issued |
Array
(
[id] => 17716670
[patent_doc_number] => 11380669
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-05
[patent_title] => Methods of forming microelectronic devices
[patent_app_type] => utility
[patent_app_number] => 16/905734
[patent_app_country] => US
[patent_app_date] => 2020-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 12805
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16905734
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/905734 | Methods of forming microelectronic devices | Jun 17, 2020 | Issued |
Array
(
[id] => 17181339
[patent_doc_number] => 11158588
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices
[patent_app_type] => utility
[patent_app_number] => 16/901516
[patent_app_country] => US
[patent_app_date] => 2020-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 26
[patent_no_of_words] => 8830
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16901516
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/901516 | Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices | Jun 14, 2020 | Issued |
Array
(
[id] => 17262842
[patent_doc_number] => 20210375827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => PACKAGE STRUCTURE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/886722
[patent_app_country] => US
[patent_app_date] => 2020-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16082
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16886722
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/886722 | Package structure and method of manufacturing the same | May 27, 2020 | Issued |
Array
(
[id] => 17032965
[patent_doc_number] => 11094785
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Deuterium-based passivation of non-planar transistor interfaces
[patent_app_type] => utility
[patent_app_number] => 16/876528
[patent_app_country] => US
[patent_app_date] => 2020-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 7427
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16876528
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/876528 | Deuterium-based passivation of non-planar transistor interfaces | May 17, 2020 | Issued |
Array
(
[id] => 16226569
[patent_doc_number] => 20200251686
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => FLEXIBLE DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/853907
[patent_app_country] => US
[patent_app_date] => 2020-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5886
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16853907
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/853907 | Flexible display apparatus | Apr 20, 2020 | Issued |
Array
(
[id] => 16210616
[patent_doc_number] => 20200243606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/845538
[patent_app_country] => US
[patent_app_date] => 2020-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4901
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16845538
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/845538 | Semiconductor memory device | Apr 9, 2020 | Issued |
Array
(
[id] => 17145245
[patent_doc_number] => 20210313258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => HALL SENSOR PACKAGES
[patent_app_type] => utility
[patent_app_number] => 16/842567
[patent_app_country] => US
[patent_app_date] => 2020-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4623
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16842567
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/842567 | Hall sensor packages | Apr 6, 2020 | Issued |
Array
(
[id] => 16194375
[patent_doc_number] => 20200235224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/836872
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3246
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16836872
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/836872 | Semiconductor device and method for fabricating the same | Mar 30, 2020 | Issued |
Array
(
[id] => 17270352
[patent_doc_number] => 11195780
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-12-07
[patent_title] => Stacked silicon package assembly having thermal management using phase change material
[patent_app_type] => utility
[patent_app_number] => 16/828822
[patent_app_country] => US
[patent_app_date] => 2020-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 18
[patent_no_of_words] => 5134
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16828822
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/828822 | Stacked silicon package assembly having thermal management using phase change material | Mar 23, 2020 | Issued |
Array
(
[id] => 17270400
[patent_doc_number] => 11195828
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-07
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/826692
[patent_app_country] => US
[patent_app_date] => 2020-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8072
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16826692
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/826692 | Semiconductor device | Mar 22, 2020 | Issued |
Array
(
[id] => 17165960
[patent_doc_number] => 11152068
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Integrated circuit including vertical capacitors
[patent_app_type] => utility
[patent_app_number] => 16/823414
[patent_app_country] => US
[patent_app_date] => 2020-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 4044
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16823414
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/823414 | Integrated circuit including vertical capacitors | Mar 18, 2020 | Issued |
Array
(
[id] => 16120623
[patent_doc_number] => 20200212334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => ORGANIC LIGHT EMITTING DISPLAY DEVICE AND LIGHTING APPARATUS FOR VEHICLES USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/817778
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8700
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -43
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16817778
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/817778 | Organic light emitting display device and lighting apparatus for vehicles using the same | Mar 12, 2020 | Issued |
Array
(
[id] => 17150845
[patent_doc_number] => 11143917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-12
[patent_title] => Display panel and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/816144
[patent_app_country] => US
[patent_app_date] => 2020-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 10072
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16816144
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/816144 | Display panel and method of fabricating the same | Mar 10, 2020 | Issued |
Array
(
[id] => 17100167
[patent_doc_number] => 20210287958
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => Stiffener Ring
[patent_app_type] => utility
[patent_app_number] => 16/815546
[patent_app_country] => US
[patent_app_date] => 2020-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1499
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 12
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16815546
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/815546 | Stiffener ring | Mar 10, 2020 | Issued |
Array
(
[id] => 18608107
[patent_doc_number] => 11749585
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => High thermal conductivity, high modulus structure within a mold material layer of an integrated circuit package
[patent_app_type] => utility
[patent_app_number] => 16/805392
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 6127
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16805392
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/805392 | High thermal conductivity, high modulus structure within a mold material layer of an integrated circuit package | Feb 27, 2020 | Issued |
Array
(
[id] => 17137685
[patent_doc_number] => 11139252
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-05
[patent_title] => Semiconductor package and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/802479
[patent_app_country] => US
[patent_app_date] => 2020-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 71
[patent_no_of_words] => 14418
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16802479
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/802479 | Semiconductor package and method for manufacturing the same | Feb 25, 2020 | Issued |
Array
(
[id] => 17055878
[patent_doc_number] => 20210265312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-26
[patent_title] => INTEGRATED CIRCUIT DEVICE WITH STACKED DIES HAVING MIRRORED CIRCUITRY
[patent_app_type] => utility
[patent_app_number] => 16/798267
[patent_app_country] => US
[patent_app_date] => 2020-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5197
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16798267
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/798267 | Integrated circuit device with stacked dies having mirrored circuitry | Feb 20, 2020 | Issued |
Array
(
[id] => 18857340
[patent_doc_number] => 11854935
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Enhanced base die heat path using through-silicon vias
[patent_app_type] => utility
[patent_app_number] => 16/794789
[patent_app_country] => US
[patent_app_date] => 2020-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 6950
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16794789
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/794789 | Enhanced base die heat path using through-silicon vias | Feb 18, 2020 | Issued |
Array
(
[id] => 16846078
[patent_doc_number] => 11018175
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-25
[patent_title] => Solid-state imaging device, method for manufacturing same, and electronic device
[patent_app_type] => utility
[patent_app_number] => 16/789812
[patent_app_country] => US
[patent_app_date] => 2020-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 14558
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16789812
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/789812 | Solid-state imaging device, method for manufacturing same, and electronic device | Feb 12, 2020 | Issued |