
Paras D. Shah
Examiner (ID: 9016, Phone: (571)270-1650 , Office: P/2659 )
| Most Active Art Unit | 2659 |
| Art Unit(s) | 2653, 2626, 2659 |
| Total Applications | 738 |
| Issued Applications | 515 |
| Pending Applications | 27 |
| Abandoned Applications | 203 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12779449
[patent_doc_number] => 20180151651
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => ORGANIC LIGHT EMITTING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/828216
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10932
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15828216
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/828216 | Organic light emitting display device | Nov 29, 2017 | Issued |
Array
(
[id] => 13893487
[patent_doc_number] => 10199297
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-05
[patent_title] => Semiconductor structure and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 15/828190
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 5955
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15828190
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/828190 | Semiconductor structure and fabrication method thereof | Nov 29, 2017 | Issued |
Array
(
[id] => 16218682
[patent_doc_number] => 10734505
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Lateral bipolar junction transistor with dual base region
[patent_app_type] => utility
[patent_app_number] => 15/828152
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7839
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15828152
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/828152 | Lateral bipolar junction transistor with dual base region | Nov 29, 2017 | Issued |
Array
(
[id] => 14603711
[patent_doc_number] => 10355053
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-16
[patent_title] => Organic light-emitting diode, display panel and display device
[patent_app_type] => utility
[patent_app_number] => 15/828147
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6318
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15828147
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/828147 | Organic light-emitting diode, display panel and display device | Nov 29, 2017 | Issued |
Array
(
[id] => 12849712
[patent_doc_number] => 20180175077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => THIN FILM TRANSISTOR SUBSTRATE AND DISPLAY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/828207
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11203
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15828207
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/828207 | Thin film transistor substrate and display device including the same | Nov 29, 2017 | Issued |
Array
(
[id] => 12236161
[patent_doc_number] => 20180069024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'EXTREMELY THIN SILICON-ON-INSULATOR SILICON GERMANIUM DEVICE WITHOUT EDGE STRAIN RELAXATION'
[patent_app_type] => utility
[patent_app_number] => 15/795454
[patent_app_country] => US
[patent_app_date] => 2017-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3892
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15795454
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/795454 | Extremely thin silicon-on-insulator silicon germanium device without edge strain relaxation | Oct 26, 2017 | Issued |
Array
(
[id] => 13283391
[patent_doc_number] => 10153287
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-12-11
[patent_title] => Layout pattern for static random access memory
[patent_app_type] => utility
[patent_app_number] => 15/795247
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3975
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 286
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15795247
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/795247 | Layout pattern for static random access memory | Oct 25, 2017 | Issued |
Array
(
[id] => 14238045
[patent_doc_number] => 20190131195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => SEMICONDUCTOR PACKAGE DEVICE AND METHOD OF MANUFACTURING
THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/795203
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15795203
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/795203 | Semiconductor package device and method of manufacturing the same | Oct 25, 2017 | Issued |
Array
(
[id] => 14238095
[patent_doc_number] => 20190131220
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => SUBSTRATE STRUCTURE, SEMICONDUCTOR PACKAGE STRUCTURE INCLUDING THE SAME, AND SEMICONDUCTOR PROCESS FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/795201
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8023
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15795201
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/795201 | Semiconductor structure | Oct 25, 2017 | Issued |
Array
(
[id] => 13229119
[patent_doc_number] => 10128342
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-13
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/790031
[patent_app_country] => US
[patent_app_date] => 2017-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 39
[patent_no_of_words] => 8413
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15790031
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/790031 | Semiconductor device and method for manufacturing the same | Oct 21, 2017 | Issued |
Array
(
[id] => 13951065
[patent_doc_number] => 10211314
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-02-19
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/790043
[patent_app_country] => US
[patent_app_date] => 2017-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3175
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15790043
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/790043 | Semiconductor device and method for fabricating the same | Oct 21, 2017 | Issued |
Array
(
[id] => 12668578
[patent_doc_number] => 20180114692
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-26
[patent_title] => METHOD FOR MANUFACTURING GROUP-III NITRIDE SUBSTRATE AND GROUP-III NITRIDE SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 15/789659
[patent_app_country] => US
[patent_app_date] => 2017-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11935
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15789659
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/789659 | Method for manufacturing group-III nitride substrate and group-III nitride substrate | Oct 19, 2017 | Issued |
Array
(
[id] => 13243455
[patent_doc_number] => 10134939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-20
[patent_title] => Optical sensor module and a wearable device including the same
[patent_app_type] => utility
[patent_app_number] => 15/789181
[patent_app_country] => US
[patent_app_date] => 2017-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 5786
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15789181
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/789181 | Optical sensor module and a wearable device including the same | Oct 19, 2017 | Issued |
Array
(
[id] => 12692881
[patent_doc_number] => 20180122793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => MEMORY CELLS INCLUDING VERTICAL NANOWIRE TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 15/789870
[patent_app_country] => US
[patent_app_date] => 2017-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17892
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -32
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15789870
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/789870 | Memory cells including vertical nanowire transistors | Oct 19, 2017 | Issued |
Array
(
[id] => 14221171
[patent_doc_number] => 20190122970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => PACKAGE INCLUDING MULTIPLE SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/789254
[patent_app_country] => US
[patent_app_date] => 2017-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10572
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15789254
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/789254 | Package including multiple semiconductor devices | Oct 19, 2017 | Issued |
Array
(
[id] => 14267353
[patent_doc_number] => 10283246
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-05-07
[patent_title] => MTJ structures, STT MRAM structures, and methods for fabricating integrated circuits including the same
[patent_app_type] => utility
[patent_app_number] => 15/789158
[patent_app_country] => US
[patent_app_date] => 2017-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 9923
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15789158
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/789158 | MTJ structures, STT MRAM structures, and methods for fabricating integrated circuits including the same | Oct 19, 2017 | Issued |
Array
(
[id] => 14397813
[patent_doc_number] => 10312198
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-04
[patent_title] => Semiconductor device package
[patent_app_type] => utility
[patent_app_number] => 15/789858
[patent_app_country] => US
[patent_app_date] => 2017-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 25
[patent_no_of_words] => 6240
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15789858
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/789858 | Semiconductor device package | Oct 19, 2017 | Issued |
Array
(
[id] => 12417063
[patent_doc_number] => 09972637
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-15
[patent_title] => Metal-ono-vacuum tube charge trap flash (VTCTF) nonvolatile memory and the method for making the same
[patent_app_type] => utility
[patent_app_number] => 15/783115
[patent_app_country] => US
[patent_app_date] => 2017-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 2888
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15783115
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/783115 | Metal-ono-vacuum tube charge trap flash (VTCTF) nonvolatile memory and the method for making the same | Oct 12, 2017 | Issued |
Array
(
[id] => 12188771
[patent_doc_number] => 20180047707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => '3D SEMICONDUCTOR DEVICE AND STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/721955
[patent_app_country] => US
[patent_app_date] => 2017-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 58
[patent_figures_cnt] => 58
[patent_no_of_words] => 20312
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721955
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721955 | 3D semiconductor device and structure | Sep 30, 2017 | Issued |
Array
(
[id] => 17353212
[patent_doc_number] => 11227859
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-18
[patent_title] => Stacked package with electrical connections created using high throughput additive manufacturing
[patent_app_type] => utility
[patent_app_number] => 16/651331
[patent_app_country] => US
[patent_app_date] => 2017-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 35
[patent_no_of_words] => 20480
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16651331
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/651331 | Stacked package with electrical connections created using high throughput additive manufacturing | Sep 29, 2017 | Issued |