| Application number | Title of the application | Filing Date | Status |
|---|
| 08/306853 | MASSIVELY PARALLEL COMPUTER INCLUDING AUXILIARY VECTOR PROCESSOR | Sep 14, 1994 | Abandoned |
Array
(
[id] => 3530926
[patent_doc_number] => 05577260
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-11-19
[patent_title] => 'Data processing system having a serial interface comprising an end-of-transmission flag'
[patent_app_type] => 1
[patent_app_number] => 8/294010
[patent_app_country] => US
[patent_app_date] => 1994-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3139
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 365
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/577/05577260.pdf
[firstpage_image] =>[orig_patent_app_number] => 294010
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/294010 | Data processing system having a serial interface comprising an end-of-transmission flag | Aug 22, 1994 | Issued |
| 08/293005 | REDUCED INTER-MODULE CIRCUIT PATH CROSSOVERS ON CIRCUIT BOARDS MOUNTING PLURAL MULTI-CHIP MODULES, THROUGH REARRANGING THE NORTH-SOUTH-EAST-WEST INTERCONNECTION INTERFACES OF A GIVEN MODULE AND THROUGH SELECTIVE ROTATION OF EACH MODULE | Aug 18, 1994 | Abandoned |
Array
(
[id] => 3660673
[patent_doc_number] => 05638516
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-06-10
[patent_title] => 'Parallel processor that routes messages around blocked or faulty nodes by selecting an output port to a subsequent node from a port vector and transmitting a route ready signal back to a previous node'
[patent_app_type] => 1
[patent_app_number] => 8/283572
[patent_app_country] => US
[patent_app_date] => 1994-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 10584
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/638/05638516.pdf
[firstpage_image] =>[orig_patent_app_number] => 283572
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/283572 | Parallel processor that routes messages around blocked or faulty nodes by selecting an output port to a subsequent node from a port vector and transmitting a route ready signal back to a previous node | Jul 31, 1994 | Issued |
| 08/273169 | ONE-CHIP MICROCOMPUTER OUTPUTTING A SPACE IDENTIFIER OUTSIDE THE CHIP | Jul 25, 1994 | Abandoned |
Array
(
[id] => 3676094
[patent_doc_number] => 05625829
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-04-29
[patent_title] => 'Dockable computer system capable of symmetric multi-processing operations'
[patent_app_type] => 1
[patent_app_number] => 8/276250
[patent_app_country] => US
[patent_app_date] => 1994-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4923
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/625/05625829.pdf
[firstpage_image] =>[orig_patent_app_number] => 276250
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/276250 | Dockable computer system capable of symmetric multi-processing operations | Jul 17, 1994 | Issued |
Array
(
[id] => 3627096
[patent_doc_number] => 05535409
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-09
[patent_title] => 'Apparatus for and method of preventing changes of computer configuration data by unauthorized users'
[patent_app_type] => 1
[patent_app_number] => 8/264840
[patent_app_country] => US
[patent_app_date] => 1994-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3823
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/535/05535409.pdf
[firstpage_image] =>[orig_patent_app_number] => 264840
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/264840 | Apparatus for and method of preventing changes of computer configuration data by unauthorized users | Jun 22, 1994 | Issued |
Array
(
[id] => 3592870
[patent_doc_number] => 05499378
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-03-12
[patent_title] => 'Small computer system emulator for non-local SCSI devices'
[patent_app_type] => 1
[patent_app_number] => 8/263168
[patent_app_country] => US
[patent_app_date] => 1994-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 4012
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/499/05499378.pdf
[firstpage_image] =>[orig_patent_app_number] => 263168
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/263168 | Small computer system emulator for non-local SCSI devices | Jun 20, 1994 | Issued |
Array
(
[id] => 4121460
[patent_doc_number] => 06023754
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-08
[patent_title] => 'Multiple channel data bus routing switching including parity generation capabilities'
[patent_app_type] => 1
[patent_app_number] => 8/258357
[patent_app_country] => US
[patent_app_date] => 1994-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2922
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/023/06023754.pdf
[firstpage_image] =>[orig_patent_app_number] => 258357
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/258357 | Multiple channel data bus routing switching including parity generation capabilities | Jun 8, 1994 | Issued |
| 08/255365 | INTERFACE ALLOWING USE OF A NON-PCI STANDARD RESOURCE ON A PCI STANDARD BUS | Jun 7, 1994 | Abandoned |
| 08/247178 | OBJECT PROCEDURE MESSAGING FACILITY | May 19, 1994 | Abandoned |
| 08/245792 | DATA PROCESSOR AND CONTROL CIRCUIT THEREFOR | May 18, 1994 | Abandoned |
Array
(
[id] => 3756299
[patent_doc_number] => 05787306
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-28
[patent_title] => 'Automatic assignment of I/O addresses in a computer system'
[patent_app_type] => 1
[patent_app_number] => 8/245315
[patent_app_country] => US
[patent_app_date] => 1994-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3636
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/787/05787306.pdf
[firstpage_image] =>[orig_patent_app_number] => 245315
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/245315 | Automatic assignment of I/O addresses in a computer system | May 17, 1994 | Issued |
Array
(
[id] => 3592906
[patent_doc_number] => 05499380
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-03-12
[patent_title] => 'Data processor and read control circuit, write control circuit therefor'
[patent_app_type] => 1
[patent_app_number] => 8/245263
[patent_app_country] => US
[patent_app_date] => 1994-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7722
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 325
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/499/05499380.pdf
[firstpage_image] =>[orig_patent_app_number] => 245263
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/245263 | Data processor and read control circuit, write control circuit therefor | May 17, 1994 | Issued |
Array
(
[id] => 3743477
[patent_doc_number] => 05666490
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-09
[patent_title] => 'Computer network system and method for managing documents'
[patent_app_type] => 1
[patent_app_number] => 8/243385
[patent_app_country] => US
[patent_app_date] => 1994-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7372
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 432
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/666/05666490.pdf
[firstpage_image] =>[orig_patent_app_number] => 243385
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/243385 | Computer network system and method for managing documents | May 15, 1994 | Issued |
Array
(
[id] => 4260542
[patent_doc_number] => 06167509
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-26
[patent_title] => 'Branch performance in high speed processor'
[patent_app_type] => 1
[patent_app_number] => 8/243559
[patent_app_country] => US
[patent_app_date] => 1994-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 15307
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/167/06167509.pdf
[firstpage_image] =>[orig_patent_app_number] => 243559
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/243559 | Branch performance in high speed processor | May 15, 1994 | Issued |
Array
(
[id] => 3537907
[patent_doc_number] => 05504921
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-02
[patent_title] => 'Network management system using model-based intelligence'
[patent_app_type] => 1
[patent_app_number] => 8/243642
[patent_app_country] => US
[patent_app_date] => 1994-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 8255
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/504/05504921.pdf
[firstpage_image] =>[orig_patent_app_number] => 243642
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/243642 | Network management system using model-based intelligence | May 15, 1994 | Issued |
Array
(
[id] => 3702229
[patent_doc_number] => 05604913
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-02-18
[patent_title] => 'Vector processor having a mask register used for performing nested conditional instructions'
[patent_app_type] => 1
[patent_app_number] => 8/237305
[patent_app_country] => US
[patent_app_date] => 1994-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 28
[patent_no_of_words] => 5145
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/604/05604913.pdf
[firstpage_image] =>[orig_patent_app_number] => 237305
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/237305 | Vector processor having a mask register used for performing nested conditional instructions | May 2, 1994 | Issued |
Array
(
[id] => 3486738
[patent_doc_number] => 05428763
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-06-27
[patent_title] => 'Digital data apparatus for transferring data between a byte-wide digital data bus and a four byte-wide digital data bus'
[patent_app_type] => 1
[patent_app_number] => 8/237425
[patent_app_country] => US
[patent_app_date] => 1994-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1472
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 533
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/428/05428763.pdf
[firstpage_image] =>[orig_patent_app_number] => 237425
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/237425 | Digital data apparatus for transferring data between a byte-wide digital data bus and a four byte-wide digital data bus | May 2, 1994 | Issued |
Array
(
[id] => 3796220
[patent_doc_number] => 05819034
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-10-06
[patent_title] => 'Apparatus for transmitting and receiving executable applications as for a multimedia system'
[patent_app_type] => 1
[patent_app_number] => 8/233908
[patent_app_country] => US
[patent_app_date] => 1994-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 8457
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/819/05819034.pdf
[firstpage_image] =>[orig_patent_app_number] => 233908
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/233908 | Apparatus for transmitting and receiving executable applications as for a multimedia system | Apr 27, 1994 | Issued |