Paroma Mukhopadhyay
Examiner (ID: 5136)
Most Active Art Unit | 3792 |
Art Unit(s) | 3792 |
Total Applications | 56 |
Issued Applications | 3 |
Pending Applications | 46 |
Abandoned Applications | 7 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18896981
[patent_doc_number] => 20240012466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => Methods And Apparatus For Selectively Extracting And Loading Register States
[patent_app_type] => utility
[patent_app_number] => 18/449479
[patent_app_country] => US
[patent_app_date] => 2023-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7963
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18449479
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/449479 | Methods And Apparatus For Selectively Extracting And Loading Register States | Aug 13, 2023 | Pending |
Array
(
[id] => 18810614
[patent_doc_number] => 20230384949
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => STORAGE SYSTEM HAVING A HOST THAT MANAGES PHYSICAL DATA LOCATIONS OF A STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/449647
[patent_app_country] => US
[patent_app_date] => 2023-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12727
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18449647
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/449647 | Storage system having a host that manages physical data locations of a storage device | Aug 13, 2023 | Issued |
Array
(
[id] => 18790189
[patent_doc_number] => 20230378978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => MODULATOR AND MODULATION METHOD USING NON-UNIFORM 16-SYMBOL SIGNAL CONSTELLATION FOR LOW-DENSITY PARITY CHECK CODEWORD HAVING 4/15 CODE RATE
[patent_app_type] => utility
[patent_app_number] => 18/364421
[patent_app_country] => US
[patent_app_date] => 2023-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8065
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18364421
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/364421 | Modulator and modulation method using non-uniform 16-symbol signal constellation for low-density parity check codeword having 4/15 code rate | Aug 1, 2023 | Issued |
Array
(
[id] => 18775262
[patent_doc_number] => 20230370095
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => ENCODER AND DECODER OF FORWARD ERROR CORRECTION (FEC) CODEC
[patent_app_type] => utility
[patent_app_number] => 18/355332
[patent_app_country] => US
[patent_app_date] => 2023-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17554
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18355332
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/355332 | ENCODER AND DECODER OF FORWARD ERROR CORRECTION (FEC) CODEC | Jul 18, 2023 | Pending |
Array
(
[id] => 18697355
[patent_doc_number] => 20230327815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => METHODS AND SYSTEMS FOR TRANSMITTING PACKETS
[patent_app_type] => utility
[patent_app_number] => 18/208795
[patent_app_country] => US
[patent_app_date] => 2023-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10852
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18208795
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/208795 | Methods and systems for transmitting packets | Jun 11, 2023 | Issued |
Array
(
[id] => 18680962
[patent_doc_number] => 20230318625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => LOW DENSITY PARITY CHECK ENCODER HAVING LENGTH OF 16200 AND CODE RATE OF 3/15, AND LOW DENSITY PARITY CHECK ENCODING METHOD USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/330955
[patent_app_country] => US
[patent_app_date] => 2023-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5608
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18330955
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/330955 | Low density parity check encoder having length of 16200 and code rate of 3/15, and low density parity check encoding method using the same | Jun 6, 2023 | Issued |
Array
(
[id] => 19230192
[patent_doc_number] => 12009837
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-11
[patent_title] => Syndrome calculation for error detection and error correction
[patent_app_type] => utility
[patent_app_number] => 18/330669
[patent_app_country] => US
[patent_app_date] => 2023-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 7007
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18330669
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/330669 | Syndrome calculation for error detection and error correction | Jun 6, 2023 | Issued |
Array
(
[id] => 18697224
[patent_doc_number] => 20230327683
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => METHODS AND APPARATUS FOR COMPACTLY DESCRIBING LIFTED LOW-DENSITY PARITY-CHECK (LDPC) CODES
[patent_app_type] => utility
[patent_app_number] => 18/327765
[patent_app_country] => US
[patent_app_date] => 2023-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19632
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18327765
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/327765 | METHODS AND APPARATUS FOR COMPACTLY DESCRIBING LIFTED LOW-DENSITY PARITY-CHECK (LDPC) CODES | May 31, 2023 | Pending |
Array
(
[id] => 18660034
[patent_doc_number] => 20230306041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => Asynchronous Data Replication in a Storage Network
[patent_app_type] => utility
[patent_app_number] => 18/323729
[patent_app_country] => US
[patent_app_date] => 2023-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11020
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18323729
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/323729 | Asynchronous Data Replication in a Storage Network | May 24, 2023 | Pending |
Array
(
[id] => 18614341
[patent_doc_number] => 20230281078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-07
[patent_title] => NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/316531
[patent_app_country] => US
[patent_app_date] => 2023-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21181
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18316531
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/316531 | Nonvolatile semiconductor memory device | May 11, 2023 | Issued |
Array
(
[id] => 19016924
[patent_doc_number] => 11923872
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 7/15 and quadrature phase shift keying, and bit interleaving method using same
[patent_app_type] => utility
[patent_app_number] => 18/309278
[patent_app_country] => US
[patent_app_date] => 2023-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6856
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 1339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18309278
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/309278 | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 7/15 and quadrature phase shift keying, and bit interleaving method using same | Apr 27, 2023 | Issued |
Array
(
[id] => 18474159
[patent_doc_number] => 20230208447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => CONCATENATED ERROR CORRECTING CODES
[patent_app_type] => utility
[patent_app_number] => 18/177207
[patent_app_country] => US
[patent_app_date] => 2023-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4722
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18177207
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/177207 | Concatenated error correcting codes | Mar 1, 2023 | Issued |
Array
(
[id] => 18568384
[patent_doc_number] => 20230258720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => BUILT-IN TESTING IN MODULAR SYSTEM-ON-CHIP DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/170467
[patent_app_country] => US
[patent_app_date] => 2023-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6213
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18170467
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/170467 | BUILT-IN TESTING IN MODULAR SYSTEM-ON-CHIP DEVICE | Feb 15, 2023 | Pending |
Array
(
[id] => 18943178
[patent_doc_number] => 20240038317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => DATA CODING DEVICE, MEMORY CONTROLLER, AND STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/094398
[patent_app_country] => US
[patent_app_date] => 2023-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16751
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18094398
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/094398 | DATA CODING DEVICE, MEMORY CONTROLLER, AND STORAGE DEVICE | Jan 8, 2023 | Pending |
Array
(
[id] => 18298098
[patent_doc_number] => 20230107784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-06
[patent_title] => SYSTEMS AND METHODS FOR DECODING CODEWORDS IN A SAME PAGE WITH HISTORICAL DECODING INFORMATION
[patent_app_type] => utility
[patent_app_number] => 18/079738
[patent_app_country] => US
[patent_app_date] => 2022-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6737
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18079738
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/079738 | Systems and methods for decoding codewords in a same page with historical decoding information | Dec 11, 2022 | Issued |
Array
(
[id] => 18750650
[patent_doc_number] => 11809964
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-11-07
[patent_title] => Hierarchical portfolio optimization using clustering and near-term quantum computers
[patent_app_type] => utility
[patent_app_number] => 18/064043
[patent_app_country] => US
[patent_app_date] => 2022-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12084
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18064043
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/064043 | Hierarchical portfolio optimization using clustering and near-term quantum computers | Dec 8, 2022 | Issued |
Array
(
[id] => 18471339
[patent_doc_number] => 20230205625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => ELECTROFORMING PROCESS USING AN INVERSION-INVARIANT LINEAR ECC, AND ASSOCIATED DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/076304
[patent_app_country] => US
[patent_app_date] => 2022-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7035
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18076304
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/076304 | Electroforming process using an inversion-invariant linear ECC, and associated device | Dec 5, 2022 | Issued |
Array
(
[id] => 18299576
[patent_doc_number] => 20230109262
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-06
[patent_title] => TRANSMITTER AND SHORTENING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/075226
[patent_app_country] => US
[patent_app_date] => 2022-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18075226
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/075226 | Transmitter and shortening method thereof | Dec 4, 2022 | Issued |
Array
(
[id] => 18365313
[patent_doc_number] => 20230146904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => ERROR CORRECTION CIRCUIT, MEMORY SYSTEM, AND ERROR CORRECTION METHOD
[patent_app_type] => utility
[patent_app_number] => 17/984430
[patent_app_country] => US
[patent_app_date] => 2022-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8586
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17984430
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/984430 | ERROR CORRECTION CIRCUIT, MEMORY SYSTEM, AND ERROR CORRECTION METHOD | Nov 9, 2022 | Pending |
Array
(
[id] => 18409567
[patent_doc_number] => 20230170920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-01
[patent_title] => ENCODER CIRCUIT, DECODER CIRCUIT, ENCODING METHOD, AND DECODING METHOD FOR MULTILEVEL CODING
[patent_app_type] => utility
[patent_app_number] => 17/983431
[patent_app_country] => US
[patent_app_date] => 2022-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7224
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17983431
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/983431 | ENCODER CIRCUIT, DECODER CIRCUIT, ENCODING METHOD, AND DECODING METHOD FOR MULTILEVEL CODING | Nov 8, 2022 | Pending |