
Patrick C. Chen
Examiner (ID: 15916, Phone: (571)270-7207 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2816, 2842, 2836 |
| Total Applications | 712 |
| Issued Applications | 544 |
| Pending Applications | 81 |
| Abandoned Applications | 100 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17107948
[patent_doc_number] => 11128179
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-21
[patent_title] => Large-scale space-based solar power station: power transmission using steerable beams
[patent_app_type] => utility
[patent_app_number] => 14/712856
[patent_app_country] => US
[patent_app_date] => 2015-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 39
[patent_no_of_words] => 14041
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14712856
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/712856 | Large-scale space-based solar power station: power transmission using steerable beams | May 13, 2015 | Issued |
Array
(
[id] => 10351701
[patent_doc_number] => 20150236706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-20
[patent_title] => 'DELAY LOCKED LOOP AND SEMICONDUCTOR APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/702891
[patent_app_country] => US
[patent_app_date] => 2015-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4824
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14702891
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/702891 | Delay locked loop and semiconductor apparatus | May 3, 2015 | Issued |
Array
(
[id] => 11687901
[patent_doc_number] => 09685955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-20
[patent_title] => 'Gate driver circuit and gate driving method for prevention of arm short'
[patent_app_type] => utility
[patent_app_number] => 14/702451
[patent_app_country] => US
[patent_app_date] => 2015-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7547
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14702451
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/702451 | Gate driver circuit and gate driving method for prevention of arm short | Apr 30, 2015 | Issued |
Array
(
[id] => 12919834
[patent_doc_number] => 20180198454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-12
[patent_title] => Digital Phase Controlled PLLs
[patent_app_type] => utility
[patent_app_number] => 15/559658
[patent_app_country] => US
[patent_app_date] => 2015-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4611
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15559658
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/559658 | Digital phase controlled PLLs | Apr 26, 2015 | Issued |
Array
(
[id] => 12597804
[patent_doc_number] => 20180091098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => METHOD AND APPARATUS FOR MIXING SIGNALS
[patent_app_type] => utility
[patent_app_number] => 15/568773
[patent_app_country] => US
[patent_app_date] => 2015-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10542
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15568773
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/568773 | Method and apparatus for mixing signals | Apr 23, 2015 | Issued |
Array
(
[id] => 11111551
[patent_doc_number] => 20160308521
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-20
[patent_title] => 'Apparatus and Method for a Self-Biasing Circuit for a FET Passive Mixer'
[patent_app_type] => utility
[patent_app_number] => 14/689793
[patent_app_country] => US
[patent_app_date] => 2015-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2678
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14689793
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/689793 | Apparatus and method for a self-biasing circuit for a FET passive mixer | Apr 16, 2015 | Issued |
Array
(
[id] => 11322117
[patent_doc_number] => 09520870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-13
[patent_title] => 'Systems and methods for pulse width modulated control of a semiconductor switch'
[patent_app_type] => utility
[patent_app_number] => 14/670818
[patent_app_country] => US
[patent_app_date] => 2015-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6412
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14670818
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/670818 | Systems and methods for pulse width modulated control of a semiconductor switch | Mar 26, 2015 | Issued |
Array
(
[id] => 10733693
[patent_doc_number] => 20160079843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'VOLTAGE DROPPING APPARATUS, VOLTAGE SWITCHING APPARATUS, AND INTERNAL VOLTAGE SUPPLY APPARATUS USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/660235
[patent_app_country] => US
[patent_app_date] => 2015-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5271
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14660235
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/660235 | Voltage dropping apparatus, voltage switching apparatus, and internal voltage supply apparatus using the same | Mar 16, 2015 | Issued |
Array
(
[id] => 15284105
[patent_doc_number] => 10514715
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-24
[patent_title] => Partitioning of a chip supporting a SW-control architecture for inductive loads
[patent_app_type] => utility
[patent_app_number] => 14/629499
[patent_app_country] => US
[patent_app_date] => 2015-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7503
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14629499
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/629499 | Partitioning of a chip supporting a SW-control architecture for inductive loads | Feb 23, 2015 | Issued |
Array
(
[id] => 10277907
[patent_doc_number] => 20150162904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'EFFICIENT WAKEUP OF POWER GATED DOMAINS THROUGH CHARGE SHARING AND RECYCLING'
[patent_app_type] => utility
[patent_app_number] => 14/624026
[patent_app_country] => US
[patent_app_date] => 2015-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 13951
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14624026
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/624026 | EFFICIENT WAKEUP OF POWER GATED DOMAINS THROUGH CHARGE SHARING AND RECYCLING | Feb 16, 2015 | Abandoned |
Array
(
[id] => 10277901
[patent_doc_number] => 20150162898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'EFFICIENT WAKEUP OF POWER GATED DOMAINS THROUGH CHARGE SHARING AND RECYCLING'
[patent_app_type] => utility
[patent_app_number] => 14/623847
[patent_app_country] => US
[patent_app_date] => 2015-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 13938
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14623847
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/623847 | EFFICIENT WAKEUP OF POWER GATED DOMAINS THROUGH CHARGE SHARING AND RECYCLING | Feb 16, 2015 | Abandoned |
Array
(
[id] => 10277902
[patent_doc_number] => 20150162899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'EFFICIENT WAKEUP OF POWER GATED DOMAINS THROUGH CHARGE SHARING AND RECYCLING'
[patent_app_type] => utility
[patent_app_number] => 14/623916
[patent_app_country] => US
[patent_app_date] => 2015-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 13933
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14623916
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/623916 | EFFICIENT WAKEUP OF POWER GATED DOMAINS THROUGH CHARGE SHARING AND RECYCLING | Feb 16, 2015 | Abandoned |
Array
(
[id] => 10277906
[patent_doc_number] => 20150162903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'EFFICIENT WAKEUP OF POWER GATED DOMAINS THROUGH CHARGE SHARING AND RECYCLING'
[patent_app_type] => utility
[patent_app_number] => 14/624019
[patent_app_country] => US
[patent_app_date] => 2015-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 13950
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14624019
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/624019 | EFFICIENT WAKEUP OF POWER GATED DOMAINS THROUGH CHARGE SHARING AND RECYCLING | Feb 16, 2015 | Abandoned |
Array
(
[id] => 16250096
[patent_doc_number] => 10749479
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-18
[patent_title] => Amplification systems and methods with distortion reductions
[patent_app_type] => utility
[patent_app_number] => 14/595822
[patent_app_country] => US
[patent_app_date] => 2015-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7372
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14595822
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/595822 | Amplification systems and methods with distortion reductions | Jan 12, 2015 | Issued |
Array
(
[id] => 10993973
[patent_doc_number] => 20160190918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-30
[patent_title] => 'ISOLATOR WITH REDUCED SUSCEPTIBILITY TO PARASITIC COUPLING'
[patent_app_type] => utility
[patent_app_number] => 14/588112
[patent_app_country] => US
[patent_app_date] => 2014-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 10992
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14588112
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/588112 | Isolator with reduced susceptibility to parasitic coupling | Dec 30, 2014 | Issued |
Array
(
[id] => 10994075
[patent_doc_number] => 20160191021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-30
[patent_title] => 'METHODS AND SYSTEMS FOR OPERATING HYBRID POWER DEVICES USING DRIVER CIRCUITS THAT PERFORM INDIRECT INSTANTANEOUS LOAD CURRENT SENSING'
[patent_app_type] => utility
[patent_app_number] => 14/577340
[patent_app_country] => US
[patent_app_date] => 2014-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8067
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14577340
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/577340 | Methods and systems for operating hybrid power devices using driver circuits that perform indirect instantaneous load current sensing | Dec 18, 2014 | Issued |
Array
(
[id] => 11484071
[patent_doc_number] => 09590639
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-07
[patent_title] => 'Semiconductor device and control method'
[patent_app_type] => utility
[patent_app_number] => 14/573813
[patent_app_country] => US
[patent_app_date] => 2014-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 31
[patent_no_of_words] => 10264
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14573813
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/573813 | Semiconductor device and control method | Dec 16, 2014 | Issued |
Array
(
[id] => 10277905
[patent_doc_number] => 20150162902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'METHOD AND APPARATUS FOR BALANCING CURRENTS'
[patent_app_type] => utility
[patent_app_number] => 14/567461
[patent_app_country] => US
[patent_app_date] => 2014-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7348
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14567461
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/567461 | Method and apparatus for balancing currents | Dec 10, 2014 | Issued |
Array
(
[id] => 11754132
[patent_doc_number] => 09712159
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-18
[patent_title] => 'Differential signal driving circuit'
[patent_app_type] => utility
[patent_app_number] => 14/565178
[patent_app_country] => US
[patent_app_date] => 2014-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5199
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 390
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14565178
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/565178 | Differential signal driving circuit | Dec 8, 2014 | Issued |
Array
(
[id] => 11904877
[patent_doc_number] => 09774324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-26
[patent_title] => 'Biasing scheme for high voltage circuits using low voltage devices'
[patent_app_type] => utility
[patent_app_number] => 14/561477
[patent_app_country] => US
[patent_app_date] => 2014-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 9630
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14561477
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/561477 | Biasing scheme for high voltage circuits using low voltage devices | Dec 4, 2014 | Issued |