
Patrick C. Chen
Examiner (ID: 16543, Phone: (571)270-7207 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2816, 2842 |
| Total Applications | 665 |
| Issued Applications | 516 |
| Pending Applications | 83 |
| Abandoned Applications | 98 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19486538
[patent_doc_number] => 20240334580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => LAMP
[patent_app_type] => utility
[patent_app_number] => 18/579622
[patent_app_country] => US
[patent_app_date] => 2022-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13833
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18579622
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/579622 | LAMP | Jun 21, 2022 | Pending |
Array
(
[id] => 19949824
[patent_doc_number] => 12321186
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-03
[patent_title] => Programmable voltage regulators for powering multiple circuit blocks
[patent_app_type] => utility
[patent_app_number] => 17/807302
[patent_app_country] => US
[patent_app_date] => 2022-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 7140
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17807302
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/807302 | Programmable voltage regulators for powering multiple circuit blocks | Jun 15, 2022 | Issued |
Array
(
[id] => 18041114
[patent_doc_number] => 20220385331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => SIGNAL CONDITIONING CIRCUITS FOR COUPLING TO ANTENNA
[patent_app_type] => utility
[patent_app_number] => 17/663904
[patent_app_country] => US
[patent_app_date] => 2022-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10247
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17663904
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/663904 | Signal conditioning circuits for coupling to antenna | May 17, 2022 | Issued |
Array
(
[id] => 18744152
[patent_doc_number] => 20230353140
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => BIASING BODY NODE OF A TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/663234
[patent_app_country] => US
[patent_app_date] => 2022-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2695
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17663234
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/663234 | BIASING BODY NODE OF A TRANSISTOR | May 12, 2022 | Abandoned |
Array
(
[id] => 19047231
[patent_doc_number] => 11936356
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-19
[patent_title] => Impedance matching circuit and method
[patent_app_type] => utility
[patent_app_number] => 17/742803
[patent_app_country] => US
[patent_app_date] => 2022-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4016
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17742803
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/742803 | Impedance matching circuit and method | May 11, 2022 | Issued |
Array
(
[id] => 20161809
[patent_doc_number] => 12388451
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => Analog tracking circuit to improve dynamic and static image rejection of a frequency converter
[patent_app_type] => utility
[patent_app_number] => 17/732099
[patent_app_country] => US
[patent_app_date] => 2022-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11782
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17732099
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/732099 | Analog tracking circuit to improve dynamic and static image rejection of a frequency converter | Apr 27, 2022 | Issued |
Array
(
[id] => 17796460
[patent_doc_number] => 20220255552
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-11
[patent_title] => FREQUENCY LOCKED LOOP CIRCUIT, SWITCHING CIRCUIT AND SWITCHING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/661042
[patent_app_country] => US
[patent_app_date] => 2022-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4658
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17661042
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/661042 | Frequency locked loop circuit, switching circuit and switching method | Apr 26, 2022 | Issued |
Array
(
[id] => 19255040
[patent_doc_number] => 20240206037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => An electrical circuit comprising a galvanic isolation between a High Voltage, HV, circuit part and a Low Voltage, LV, circuit part and having an increased creepage distance
[patent_app_type] => utility
[patent_app_number] => 18/557076
[patent_app_country] => US
[patent_app_date] => 2022-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3700
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18557076
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/557076 | An electrical circuit comprising a galvanic isolation between a High Voltage, HV, circuit part and a Low Voltage, LV, circuit part and having an increased creepage distance | Apr 18, 2022 | Pending |
Array
(
[id] => 20147198
[patent_doc_number] => 12381547
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Layout of gate driver circuit for high-speed switching devices
[patent_app_type] => utility
[patent_app_number] => 18/285547
[patent_app_country] => US
[patent_app_date] => 2022-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18285547
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/285547 | Layout of gate driver circuit for high-speed switching devices | Apr 13, 2022 | Issued |
Array
(
[id] => 20147198
[patent_doc_number] => 12381547
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => Layout of gate driver circuit for high-speed switching devices
[patent_app_type] => utility
[patent_app_number] => 18/285547
[patent_app_country] => US
[patent_app_date] => 2022-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18285547
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/285547 | Layout of gate driver circuit for high-speed switching devices | Apr 13, 2022 | Issued |
Array
(
[id] => 18705279
[patent_doc_number] => 11791801
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-17
[patent_title] => Impedance control circuit capable of confirming connection status
[patent_app_type] => utility
[patent_app_number] => 17/717167
[patent_app_country] => US
[patent_app_date] => 2022-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2889
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17717167
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/717167 | Impedance control circuit capable of confirming connection status | Apr 10, 2022 | Issued |
Array
(
[id] => 17738853
[patent_doc_number] => 20220224315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => LATCH AND ISOLATION CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 17/711589
[patent_app_country] => US
[patent_app_date] => 2022-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14515
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17711589
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/711589 | LATCH AND ISOLATION CIRCUITS | Mar 31, 2022 | Abandoned |
Array
(
[id] => 18680915
[patent_doc_number] => 20230318578
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => SIGNAL TRANSMITTER AND IMPEDANCE ADJUSTMENT METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/707991
[patent_app_country] => US
[patent_app_date] => 2022-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5300
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17707991
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/707991 | Signal transmitter and impedance adjustment method thereof | Mar 29, 2022 | Issued |
Array
(
[id] => 19173397
[patent_doc_number] => 20240159371
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => METHOD FOR CONTROLLING A LIGHT PATTERN AND AUTOMOTIVE LIGHTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/552029
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4467
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18552029
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/552029 | METHOD FOR CONTROLLING A LIGHT PATTERN AND AUTOMOTIVE LIGHTING DEVICE | Mar 27, 2022 | Pending |
Array
(
[id] => 17724153
[patent_doc_number] => 20220216875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => LOW LATENCY COMBINED CLOCK DATA RECOVERY LOGIC NETWORK AND CHARGE PUMP CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/704616
[patent_app_country] => US
[patent_app_date] => 2022-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7105
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17704616
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/704616 | Low latency combined clock data recovery logic network and charge pump circuit | Mar 24, 2022 | Issued |
Array
(
[id] => 17901682
[patent_doc_number] => 20220311344
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => Oscillator Circuit for Controlling a Transformer
[patent_app_type] => utility
[patent_app_number] => 17/655279
[patent_app_country] => US
[patent_app_date] => 2022-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3458
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17655279
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/655279 | Oscillator Circuit for Controlling a Transformer | Mar 16, 2022 | Abandoned |
Array
(
[id] => 19972891
[patent_doc_number] => 12341516
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-24
[patent_title] => Control method of a hybrid power switch
[patent_app_type] => utility
[patent_app_number] => 18/551976
[patent_app_country] => US
[patent_app_date] => 2022-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 0
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 331
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18551976
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/551976 | Control method of a hybrid power switch | Mar 13, 2022 | Issued |
Array
(
[id] => 19972891
[patent_doc_number] => 12341516
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-24
[patent_title] => Control method of a hybrid power switch
[patent_app_type] => utility
[patent_app_number] => 18/551976
[patent_app_country] => US
[patent_app_date] => 2022-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 0
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 331
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18551976
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/551976 | Control method of a hybrid power switch | Mar 13, 2022 | Issued |
Array
(
[id] => 17693293
[patent_doc_number] => 20220200586
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => LOW-SWING SCHMITT TRIGGERS
[patent_app_type] => utility
[patent_app_number] => 17/690583
[patent_app_country] => US
[patent_app_date] => 2022-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4933
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17690583
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/690583 | Low-swing Schmitt triggers | Mar 8, 2022 | Issued |
Array
(
[id] => 17950176
[patent_doc_number] => 20220337195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => HYBRID MODE BASED AUDIO PROCESSING METHOD AND APPARATUS THEREFOR
[patent_app_type] => utility
[patent_app_number] => 17/685120
[patent_app_country] => US
[patent_app_date] => 2022-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3975
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685120
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685120 | Hybrid mode based audio processing method and apparatus therefor | Mar 1, 2022 | Issued |