
Patrick David Maines
Examiner (ID: 17651, Phone: (571)270-1911 , Office: P/3748 )
| Most Active Art Unit | 3748 |
| Art Unit(s) | 6218, 3748, 3746, 4165, OPQA |
| Total Applications | 641 |
| Issued Applications | 540 |
| Pending Applications | 9 |
| Abandoned Applications | 101 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7780562
[patent_doc_number] => 20120042118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-16
[patent_title] => 'Method for Flash Memory and Associated Controller'
[patent_app_type] => utility
[patent_app_number] => 13/112294
[patent_app_country] => US
[patent_app_date] => 2011-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5690
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0042/20120042118.pdf
[firstpage_image] =>[orig_patent_app_number] => 13112294
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/112294 | Method for Flash Memory and Associated Controller | May 19, 2011 | Abandoned |
Array
(
[id] => 8497723
[patent_doc_number] => 20120297131
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'Scheduling-Policy-Aware DRAM Page Management Mechanism'
[patent_app_type] => utility
[patent_app_number] => 13/112617
[patent_app_country] => US
[patent_app_date] => 2011-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5429
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13112617
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/112617 | Scheduling-Policy-Aware DRAM Page Management Mechanism | May 19, 2011 | Abandoned |
Array
(
[id] => 8497739
[patent_doc_number] => 20120297147
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'Caching Operations for a Non-Volatile Memory Array'
[patent_app_type] => utility
[patent_app_number] => 13/112287
[patent_app_country] => US
[patent_app_date] => 2011-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5990
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13112287
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/112287 | Caching Operations for a Non-Volatile Memory Array | May 19, 2011 | Abandoned |
Array
(
[id] => 8497848
[patent_doc_number] => 20120297256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'Large Ram Cache'
[patent_app_type] => utility
[patent_app_number] => 13/112132
[patent_app_country] => US
[patent_app_date] => 2011-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5971
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13112132
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/112132 | Large Ram Cache | May 19, 2011 | Abandoned |
Array
(
[id] => 8497733
[patent_doc_number] => 20120297142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'DYNAMIC HIERARCHICAL MEMORY CACHE AWARENESS WITHIN A STORAGE SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/112601
[patent_app_country] => US
[patent_app_date] => 2011-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5670
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13112601
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/112601 | Dynamic hierarchical memory cache awareness within a storage system | May 19, 2011 | Issued |
Array
(
[id] => 8497750
[patent_doc_number] => 20120297158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'MASS STORAGE DEVICE CAPABLE OF ACCESSING A NETWORK STORAGE'
[patent_app_type] => utility
[patent_app_number] => 13/110918
[patent_app_country] => US
[patent_app_date] => 2011-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2897
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13110918
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/110918 | MASS STORAGE DEVICE CAPABLE OF ACCESSING A NETWORK STORAGE | May 18, 2011 | Abandoned |
Array
(
[id] => 10860653
[patent_doc_number] => 08886870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-11
[patent_title] => 'Memory access table saving and restoring system and methods'
[patent_app_type] => utility
[patent_app_number] => 13/110517
[patent_app_country] => US
[patent_app_date] => 2011-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 10272
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13110517
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/110517 | Memory access table saving and restoring system and methods | May 17, 2011 | Issued |
Array
(
[id] => 9348047
[patent_doc_number] => 08667210
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-04
[patent_title] => 'Memory management method, memory controller and memory storage apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/109968
[patent_app_country] => US
[patent_app_date] => 2011-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 9198
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 321
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13109968
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/109968 | Memory management method, memory controller and memory storage apparatus | May 16, 2011 | Issued |
Array
(
[id] => 8497725
[patent_doc_number] => 20120297133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'METHODS AND SYSTEMS OF DISTRIBUTING RAID IO LOAD ACROSS MULTIPLE PROCESSORS'
[patent_app_type] => utility
[patent_app_number] => 13/109645
[patent_app_country] => US
[patent_app_date] => 2011-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3460
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13109645
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/109645 | Methods and systems of distributing RAID IO load across multiple processors | May 16, 2011 | Issued |
Array
(
[id] => 8497731
[patent_doc_number] => 20120297140
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'EXPANDABLE DATA CACHE'
[patent_app_type] => utility
[patent_app_number] => 13/109777
[patent_app_country] => US
[patent_app_date] => 2011-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5636
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13109777
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/109777 | Expandable data cache | May 16, 2011 | Issued |
Array
(
[id] => 8497469
[patent_doc_number] => 20120296877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'FACILITATING DATA COHERENCY USING IN-MEMORY TAG BITS AND TAG TEST INSTRUCTIONS'
[patent_app_type] => utility
[patent_app_number] => 13/109254
[patent_app_country] => US
[patent_app_date] => 2011-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 15214
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13109254
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/109254 | Facilitating data coherency using in-memory tag bits and tag test instructions | May 16, 2011 | Issued |
Array
(
[id] => 8497701
[patent_doc_number] => 20120297109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'FACILITATING DATA COHERENCY USING IN-MEMORY TAG BITS AND FAULTING STORES'
[patent_app_type] => utility
[patent_app_number] => 13/109249
[patent_app_country] => US
[patent_app_date] => 2011-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 13187
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13109249
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/109249 | Facilitating data coherency using in-memory tag bits and faulting stores | May 16, 2011 | Issued |
Array
(
[id] => 7819839
[patent_doc_number] => 20120066459
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-15
[patent_title] => 'SYSTEM AND METHOD FOR ZERO BUFFER COPYING IN A MIDDLEWARE ENVIRONMENT'
[patent_app_type] => utility
[patent_app_number] => 13/109849
[patent_app_country] => US
[patent_app_date] => 2011-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2772
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20120066459.pdf
[firstpage_image] =>[orig_patent_app_number] => 13109849
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/109849 | System and method for zero buffer copying in a middleware environment | May 16, 2011 | Issued |
Array
(
[id] => 9752204
[patent_doc_number] => 08843693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-23
[patent_title] => 'Non-volatile memory and method with improved data scrambling'
[patent_app_type] => utility
[patent_app_number] => 13/109972
[patent_app_country] => US
[patent_app_date] => 2011-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 7263
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13109972
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/109972 | Non-volatile memory and method with improved data scrambling | May 16, 2011 | Issued |
Array
(
[id] => 8130477
[patent_doc_number] => 20120089790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-12
[patent_title] => 'STORAGE DEVICE AND METHOD FOR ACCESSING DATA USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/108992
[patent_app_country] => US
[patent_app_date] => 2011-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1441
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0089/20120089790.pdf
[firstpage_image] =>[orig_patent_app_number] => 13108992
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/108992 | STORAGE DEVICE AND METHOD FOR ACCESSING DATA USING THE SAME | May 16, 2011 | Abandoned |
Array
(
[id] => 7759751
[patent_doc_number] => 20120030421
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-02
[patent_title] => 'MAINTAINING STATES FOR THE REQUEST QUEUE OF A HARDWARE ACCELERATOR'
[patent_app_type] => utility
[patent_app_number] => 13/108263
[patent_app_country] => US
[patent_app_date] => 2011-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7580
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20120030421.pdf
[firstpage_image] =>[orig_patent_app_number] => 13108263
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/108263 | MAINTAINING STATES FOR THE REQUEST QUEUE OF A HARDWARE ACCELERATOR | May 15, 2011 | Abandoned |
Array
(
[id] => 8418916
[patent_doc_number] => 20120246415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-27
[patent_title] => 'DATA MERGING METHOD FOR NON-VOLATILE MEMORY AND CONTROLLER AND STORAGE APPARATUS USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/107999
[patent_app_country] => US
[patent_app_date] => 2011-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8509
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13107999
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107999 | Data merging method for non-volatile memory and controller and storage apparatus using the same | May 15, 2011 | Issued |
Array
(
[id] => 7582223
[patent_doc_number] => 20110296106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-01
[patent_title] => 'SYSTEM FOR REALIZING MULTI-PORT STORAGE MEDIA BASED ON A UASP PROTOCOL OF A USB SPECIFICATION VERSION 3.0 AND METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/107951
[patent_app_country] => US
[patent_app_date] => 2011-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2911
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0296/20110296106.pdf
[firstpage_image] =>[orig_patent_app_number] => 13107951
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/107951 | SYSTEM FOR REALIZING MULTI-PORT STORAGE MEDIA BASED ON A UASP PROTOCOL OF A USB SPECIFICATION VERSION 3.0 AND METHOD THEREOF | May 14, 2011 | Abandoned |
Array
(
[id] => 7492918
[patent_doc_number] => 20110238915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-29
[patent_title] => 'STORAGE SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/045696
[patent_app_country] => US
[patent_app_date] => 2011-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10003
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0238/20110238915.pdf
[firstpage_image] =>[orig_patent_app_number] => 13045696
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/045696 | STORAGE SYSTEM | Mar 10, 2011 | Abandoned |
Array
(
[id] => 8254715
[patent_doc_number] => 20120159042
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-21
[patent_title] => 'DATA STORAGE DEVICE EXECUTING A UNITARY COMMAND COMPRISING TWO CIPHER KEYS TO ACCESS A SECTOR SPANNING TWO ENCRYPTION ZONES'
[patent_app_type] => utility
[patent_app_number] => 12/974379
[patent_app_country] => US
[patent_app_date] => 2010-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2131
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0159/20120159042.pdf
[firstpage_image] =>[orig_patent_app_number] => 12974379
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/974379 | DATA STORAGE DEVICE EXECUTING A UNITARY COMMAND COMPRISING TWO CIPHER KEYS TO ACCESS A SECTOR SPANNING TWO ENCRYPTION ZONES | Dec 20, 2010 | Abandoned |