| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 6777128
[patent_doc_number] => 20030048208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-13
[patent_title] => 'Variable length coding'
[patent_app_type] => new
[patent_app_number] => 10/103976
[patent_app_country] => US
[patent_app_date] => 2002-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 19913
[patent_no_of_claims] => 61
[patent_no_of_ind_claims] => 44
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0048/20030048208.pdf
[firstpage_image] =>[orig_patent_app_number] => 10103976
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/103976 | Variable length coding | Mar 21, 2002 | Issued |
Array
(
[id] => 6431502
[patent_doc_number] => 20020175842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-28
[patent_title] => 'Device for encoding n-bit source words into corresponding m-bit channel words and decoding m-bit channel words into corresponding n-bit source words'
[patent_app_type] => new
[patent_app_number] => 10/102358
[patent_app_country] => US
[patent_app_date] => 2002-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6362
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20020175842.pdf
[firstpage_image] =>[orig_patent_app_number] => 10102358
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/102358 | Device for encoding n-bit source words into corresponding m-bit channel words and decoding m-bit channel words into corresponding n-bit source words | Mar 19, 2002 | Issued |
Array
(
[id] => 6795206
[patent_doc_number] => 20030174079
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-18
[patent_title] => 'Feed-forward DC-offset canceller for direct conversion receiver'
[patent_app_type] => new
[patent_app_number] => 10/096870
[patent_app_country] => US
[patent_app_date] => 2002-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 4922
[patent_no_of_claims] => 57
[patent_no_of_ind_claims] => 18
[patent_words_short_claim] => 13
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0174/20030174079.pdf
[firstpage_image] =>[orig_patent_app_number] => 10096870
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/096870 | Feed-forward DC-offset canceller for direct conversion receiver | Mar 13, 2002 | Issued |
Array
(
[id] => 1372645
[patent_doc_number] => 06570523
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-05-27
[patent_title] => 'Analog to digital converter using subranging and interpolation'
[patent_app_type] => B1
[patent_app_number] => 10/097677
[patent_app_country] => US
[patent_app_date] => 2002-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 12543
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/570/06570523.pdf
[firstpage_image] =>[orig_patent_app_number] => 10097677
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/097677 | Analog to digital converter using subranging and interpolation | Mar 12, 2002 | Issued |
Array
(
[id] => 6417555
[patent_doc_number] => 20020125870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-12
[patent_title] => 'DC stabilized power supply'
[patent_app_type] => new
[patent_app_number] => 10/090774
[patent_app_country] => US
[patent_app_date] => 2002-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4665
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0125/20020125870.pdf
[firstpage_image] =>[orig_patent_app_number] => 10090774
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/090774 | Stabilized power supply using delta sigma modulator | Mar 5, 2002 | Issued |
Array
(
[id] => 1316473
[patent_doc_number] => 06614369
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-09-02
[patent_title] => 'DC balanced 7B/8B, 9B/10B, and partitioned DC balanced 12B/14B, 17B/20B, and 16B/18B transmission codes'
[patent_app_type] => B1
[patent_app_number] => 10/091673
[patent_app_country] => US
[patent_app_date] => 2002-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 49
[patent_figures_cnt] => 82
[patent_no_of_words] => 17572
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/614/06614369.pdf
[firstpage_image] =>[orig_patent_app_number] => 10091673
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/091673 | DC balanced 7B/8B, 9B/10B, and partitioned DC balanced 12B/14B, 17B/20B, and 16B/18B transmission codes | Mar 4, 2002 | Issued |
Array
(
[id] => 6448699
[patent_doc_number] => 20020149480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-17
[patent_title] => 'Method, system, and apparatus for remote data calibration of a RFID tag population'
[patent_app_type] => new
[patent_app_number] => 10/072870
[patent_app_country] => US
[patent_app_date] => 2002-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 56
[patent_figures_cnt] => 56
[patent_no_of_words] => 48304
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0149/20020149480.pdf
[firstpage_image] =>[orig_patent_app_number] => 10072870
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/072870 | Method, system, and apparatus for remote data calibration of a RFID tag population | Feb 11, 2002 | Issued |
Array
(
[id] => 949260
[patent_doc_number] => 06963296
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-08
[patent_title] => 'Recording method, recording apparatus, transmitting apparatus, reproducing method, reproducing apparatus, receiving apparatus, recording medium, and transmission medium'
[patent_app_type] => utility
[patent_app_number] => 10/073397
[patent_app_country] => US
[patent_app_date] => 2002-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 37
[patent_no_of_words] => 24165
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/963/06963296.pdf
[firstpage_image] =>[orig_patent_app_number] => 10073397
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/073397 | Recording method, recording apparatus, transmitting apparatus, reproducing method, reproducing apparatus, receiving apparatus, recording medium, and transmission medium | Feb 11, 2002 | Issued |
Array
(
[id] => 1194284
[patent_doc_number] => 06731230
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-04
[patent_title] => 'Method to smooth transitions in an ADC for current regulation'
[patent_app_type] => B1
[patent_app_number] => 10/071874
[patent_app_country] => US
[patent_app_date] => 2002-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5407
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/731/06731230.pdf
[firstpage_image] =>[orig_patent_app_number] => 10071874
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/071874 | Method to smooth transitions in an ADC for current regulation | Feb 7, 2002 | Issued |
Array
(
[id] => 6301971
[patent_doc_number] => 20020093440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-18
[patent_title] => 'Method and apparatus for increasing linearity and reducing noise coupling in a digital to analog converter'
[patent_app_type] => new
[patent_app_number] => 10/068233
[patent_app_country] => US
[patent_app_date] => 2002-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3090
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0093/20020093440.pdf
[firstpage_image] =>[orig_patent_app_number] => 10068233
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/068233 | Method and apparatus for increasing linearity and reducing noise coupling in a digital to analog converter | Feb 4, 2002 | Issued |
Array
(
[id] => 1204028
[patent_doc_number] => 06720896
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-04-13
[patent_title] => 'Analog/digital or digital/analog converter having internal reference voltage selection'
[patent_app_type] => B2
[patent_app_number] => 10/067173
[patent_app_country] => US
[patent_app_date] => 2002-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5843
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/720/06720896.pdf
[firstpage_image] =>[orig_patent_app_number] => 10067173
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/067173 | Analog/digital or digital/analog converter having internal reference voltage selection | Feb 3, 2002 | Issued |
Array
(
[id] => 1087011
[patent_doc_number] => 06831577
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-12-14
[patent_title] => 'Sigma delta modulator having enlarged dynamic range due to stabilized signal swing'
[patent_app_type] => B1
[patent_app_number] => 10/059270
[patent_app_country] => US
[patent_app_date] => 2002-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4258
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/831/06831577.pdf
[firstpage_image] =>[orig_patent_app_number] => 10059270
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/059270 | Sigma delta modulator having enlarged dynamic range due to stabilized signal swing | Jan 30, 2002 | Issued |
Array
(
[id] => 1184367
[patent_doc_number] => 06738005
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-18
[patent_title] => 'D/A conversion circuit and semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 10/053656
[patent_app_country] => US
[patent_app_date] => 2002-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 57
[patent_no_of_words] => 29278
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/738/06738005.pdf
[firstpage_image] =>[orig_patent_app_number] => 10053656
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/053656 | D/A conversion circuit and semiconductor device | Jan 23, 2002 | Issued |
Array
(
[id] => 1247081
[patent_doc_number] => 06677869
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-13
[patent_title] => 'Arithmetic coding apparatus and image processing apparatus'
[patent_app_type] => B2
[patent_app_number] => 10/046764
[patent_app_country] => US
[patent_app_date] => 2002-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 26
[patent_no_of_words] => 9038
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/677/06677869.pdf
[firstpage_image] =>[orig_patent_app_number] => 10046764
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/046764 | Arithmetic coding apparatus and image processing apparatus | Jan 16, 2002 | Issued |
Array
(
[id] => 6656738
[patent_doc_number] => 20030132867
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-17
[patent_title] => 'Statistically based cascaded analog-to-digital converter calibration technique'
[patent_app_type] => new
[patent_app_number] => 10/046871
[patent_app_country] => US
[patent_app_date] => 2002-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3724
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0132/20030132867.pdf
[firstpage_image] =>[orig_patent_app_number] => 10046871
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/046871 | Statistically based cascaded analog-to-digital converter calibration technique | Jan 14, 2002 | Issued |
Array
(
[id] => 1317612
[patent_doc_number] => 06611218
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-08-26
[patent_title] => 'Transmitter with multiphase data combiner for parallel to serial data conversion'
[patent_app_type] => B1
[patent_app_number] => 10/043771
[patent_app_country] => US
[patent_app_date] => 2002-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2617
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/611/06611218.pdf
[firstpage_image] =>[orig_patent_app_number] => 10043771
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/043771 | Transmitter with multiphase data combiner for parallel to serial data conversion | Jan 8, 2002 | Issued |
Array
(
[id] => 1286186
[patent_doc_number] => 06642860
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-11-04
[patent_title] => 'DATA COMPRESSION METHOD AND SYSTEM THAT USE A REGRESSIVE STRING REFERENCE, POINTING TO AND DELIMITING AN ENCODED POINTEE STRING, AND IDENTIFY THE REFERENCE THROUGH A SIGNALLING ELEMENT, AN ENCODING DEVICE AND A DECODING DEVICE ARRANGED FOR IMPLEMENTING THE METHOD, AND A STORAGE MEDIUM PROVIDED WITH INFORMATION PRODUCED BY SUCH ENCODING DEVICE AND/OR ARRANGED FOR DECODING BY SUCH DECODING DEVICE'
[patent_app_type] => B2
[patent_app_number] => 10/042462
[patent_app_country] => US
[patent_app_date] => 2002-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 2872
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/642/06642860.pdf
[firstpage_image] =>[orig_patent_app_number] => 10042462
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/042462 | DATA COMPRESSION METHOD AND SYSTEM THAT USE A REGRESSIVE STRING REFERENCE, POINTING TO AND DELIMITING AN ENCODED POINTEE STRING, AND IDENTIFY THE REFERENCE THROUGH A SIGNALLING ELEMENT, AN ENCODING DEVICE AND A DECODING DEVICE ARRANGED FOR IMPLEMENTING THE METHOD, AND A STORAGE MEDIUM PROVIDED WITH INFORMATION PRODUCED BY SUCH ENCODING DEVICE AND/OR ARRANGED FOR DECODING BY SUCH DECODING DEVICE | Jan 7, 2002 | Issued |
Array
(
[id] => 6045161
[patent_doc_number] => 20020167431
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-14
[patent_title] => 'Digital control circuit of the proportional integral type'
[patent_app_type] => new
[patent_app_number] => 10/033697
[patent_app_country] => US
[patent_app_date] => 2001-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6931
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0167/20020167431.pdf
[firstpage_image] =>[orig_patent_app_number] => 10033697
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/033697 | Digital control circuit of the proportional integral type | Dec 26, 2001 | Issued |
Array
(
[id] => 5871834
[patent_doc_number] => 20020047794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-25
[patent_title] => 'Reference voltage generator circuit'
[patent_app_type] => new
[patent_app_number] => 10/022581
[patent_app_country] => US
[patent_app_date] => 2001-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5942
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20020047794.pdf
[firstpage_image] =>[orig_patent_app_number] => 10022581
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/022581 | Reference voltage generator circuit | Dec 19, 2001 | Issued |
Array
(
[id] => 6418669
[patent_doc_number] => 20020126028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-12
[patent_title] => 'Process for compensating matching errors in analog/digital converters with cascaded structure and a corresponding converter'
[patent_app_type] => new
[patent_app_number] => 10/024466
[patent_app_country] => US
[patent_app_date] => 2001-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3304
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0126/20020126028.pdf
[firstpage_image] =>[orig_patent_app_number] => 10024466
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/024466 | Process for compensating matching errors in analog/digital converters with cascaded structure and a corresponding converter | Dec 16, 2001 | Abandoned |