Patrick G. Wamsley

Array ( [id] => 4417247 [patent_doc_number] => 06229466 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Digital calibration method and apparatus for multi-bit delta-sigma D/A converter' [patent_app_type] => 1 [patent_app_number] => 9/378852 [patent_app_country] => US [patent_app_date] => 1999-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7237 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/229/06229466.pdf [firstpage_image] =>[orig_patent_app_number] => 378852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1433648 [patent_doc_number] => 06340938 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-22 [patent_title] => 'Demodulating device, demodulating method and supply medium with predetermined error length' [patent_app_type] => B1 [patent_app_number] => 09/378064 [patent_app_country] => US [patent_app_date] => 1999-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 12779 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/340/06340938.pdf [firstpage_image] =>[orig_patent_app_number] => 09378064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4354503 [patent_doc_number] => 06285304 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Analog-to-digital converter circuit and control device for a gradient amplifier of a magnetic resonance imaging system' [patent_app_type] => 1 [patent_app_number] => 9/375040 [patent_app_country] => US [patent_app_date] => 1999-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3500 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/285/06285304.pdf [firstpage_image] =>[orig_patent_app_number] => 375040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4337855 [patent_doc_number] => 06320522 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Encoding and decoding apparatus with matching length detection means for symbol strings' [patent_app_type] => 1 [patent_app_number] => 9/372040 [patent_app_country] => US [patent_app_date] => 1999-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 29 [patent_no_of_words] => 17002 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320522.pdf [firstpage_image] =>[orig_patent_app_number] => 372040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4364716 [patent_doc_number] => 06218969 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'Universal serial bus to parallel bus signal converter and method of conversion' [patent_app_type] => 1 [patent_app_number] => 9/372344 [patent_app_country] => US [patent_app_date] => 1999-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 7641 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/218/06218969.pdf [firstpage_image] =>[orig_patent_app_number] => 372344 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4364098 [patent_doc_number] => 06201487 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-13 [patent_title] => 'Error detecting circuit in a line length decoding system' [patent_app_type] => 1 [patent_app_number] => 9/368347 [patent_app_country] => US [patent_app_date] => 1999-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3176 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/201/06201487.pdf [firstpage_image] =>[orig_patent_app_number] => 368347 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4362715 [patent_doc_number] => 06292121 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-18 [patent_title] => 'Delta sigma-analog-to-digital converter' [patent_app_type] => 1 [patent_app_number] => 9/351250 [patent_app_country] => US [patent_app_date] => 1999-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 5649 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/292/06292121.pdf [firstpage_image] =>[orig_patent_app_number] => 351250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4268571 [patent_doc_number] => 06204785 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Auto-calibrating resistor string in a data converter' [patent_app_type] => 1 [patent_app_number] => 9/309643 [patent_app_country] => US [patent_app_date] => 1999-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 13273 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204785.pdf [firstpage_image] =>[orig_patent_app_number] => 309643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4415567 [patent_doc_number] => 06239731 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-29 [patent_title] => 'Data converter with reduced supply and resistor string voltages' [patent_app_type] => 1 [patent_app_number] => 9/309642 [patent_app_country] => US [patent_app_date] => 1999-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 11098 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/239/06239731.pdf [firstpage_image] =>[orig_patent_app_number] => 309642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4269642 [patent_doc_number] => 06259389 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'System for designing and testing a sigma-delta modulator using response surface techniques' [patent_app_type] => 1 [patent_app_number] => 9/306026 [patent_app_country] => US [patent_app_date] => 1999-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 18 [patent_no_of_words] => 18537 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/259/06259389.pdf [firstpage_image] =>[orig_patent_app_number] => 306026 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424579 [patent_doc_number] => 06195027 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'Capacitive precharging and discharging network for converting N bit input into M bit output' [patent_app_type] => 1 [patent_app_number] => 9/302744 [patent_app_country] => US [patent_app_date] => 1999-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 4409 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/195/06195027.pdf [firstpage_image] =>[orig_patent_app_number] => 302744 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4416882 [patent_doc_number] => 06265996 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-24 [patent_title] => 'Low latency, low power deserializer' [patent_app_type] => 1 [patent_app_number] => 9/301900 [patent_app_country] => US [patent_app_date] => 1999-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 22 [patent_no_of_words] => 4748 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/265/06265996.pdf [firstpage_image] =>[orig_patent_app_number] => 301900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4370237 [patent_doc_number] => 06255975 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Circuits and methods for noise filtering in 1-bit audio applications and systems using the same' [patent_app_type] => 1 [patent_app_number] => 9/300710 [patent_app_country] => US [patent_app_date] => 1999-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 1924 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255975.pdf [firstpage_image] =>[orig_patent_app_number] => 300710 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4301284 [patent_doc_number] => 06236345 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Video rate D/A converter with sigma-delta modulator' [patent_app_type] => 1 [patent_app_number] => 9/299526 [patent_app_country] => US [patent_app_date] => 1999-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2257 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/236/06236345.pdf [firstpage_image] =>[orig_patent_app_number] => 299526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4359452 [patent_doc_number] => 06215430 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Method and apparatus for processing a digital signal for analog transmission' [patent_app_type] => 1 [patent_app_number] => 9/298541 [patent_app_country] => US [patent_app_date] => 1999-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 3631 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/215/06215430.pdf [firstpage_image] =>[orig_patent_app_number] => 298541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4268697 [patent_doc_number] => 06204793 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Sigma-Delta CODEC system' [patent_app_type] => 1 [patent_app_number] => 9/292449 [patent_app_country] => US [patent_app_date] => 1999-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1500 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204793.pdf [firstpage_image] =>[orig_patent_app_number] => 292449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4268601 [patent_doc_number] => 06204786 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Circuit for the acquisition of binary analog signals' [patent_app_type] => 1 [patent_app_number] => 9/291044 [patent_app_country] => US [patent_app_date] => 1999-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 5364 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204786.pdf [firstpage_image] =>[orig_patent_app_number] => 291044 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1214961 [patent_doc_number] => 06710725 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-23 [patent_title] => 'Acoustic noise suppressing circuit by selective enablement of an interpolator' [patent_app_type] => B1 [patent_app_number] => 09/290048 [patent_app_country] => US [patent_app_date] => 1999-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4621 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/710/06710725.pdf [firstpage_image] =>[orig_patent_app_number] => 09290048 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1598268 [patent_doc_number] => 06384755 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-07 [patent_title] => 'Method and apparatus for analog to digital conversion using an impedance device as an identifier' [patent_app_type] => B1 [patent_app_number] => 09/289027 [patent_app_country] => US [patent_app_date] => 1999-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2238 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/384/06384755.pdf [firstpage_image] =>[orig_patent_app_number] => 09289027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4205863 [patent_doc_number] => 06014097 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-11 [patent_title] => 'Fully differential interpolating comparator bank and method' [patent_app_type] => 1 [patent_app_number] => 9/270537 [patent_app_country] => US [patent_app_date] => 1999-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 11262 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/014/06014097.pdf [firstpage_image] =>[orig_patent_app_number] => 270537 [rel_patent_id] =>[rel_patent_doc_number] =>)