
Patrick G. Wamsley
Examiner (ID: 13217)
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2514, 2819, 2753, 2513 |
| Total Applications | 980 |
| Issued Applications | 852 |
| Pending Applications | 37 |
| Abandoned Applications | 91 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 969087
[patent_doc_number] => 06940365
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-06
[patent_title] => 'Methods and apparatus for an improved discrete LC filter'
[patent_app_type] => utility
[patent_app_number] => 10/622371
[patent_app_country] => US
[patent_app_date] => 2003-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 3268
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/940/06940365.pdf
[firstpage_image] =>[orig_patent_app_number] => 10622371
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/622371 | Methods and apparatus for an improved discrete LC filter | Jul 17, 2003 | Issued |
Array
(
[id] => 1009986
[patent_doc_number] => 06900751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-31
[patent_title] => 'Logarithmic digital to analog converter having multipliers coupled to reference voltages'
[patent_app_type] => utility
[patent_app_number] => 10/611263
[patent_app_country] => US
[patent_app_date] => 2003-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 8536
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/900/06900751.pdf
[firstpage_image] =>[orig_patent_app_number] => 10611263
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/611263 | Logarithmic digital to analog converter having multipliers coupled to reference voltages | Jul 1, 2003 | Issued |
Array
(
[id] => 1081803
[patent_doc_number] => 06836231
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-12-28
[patent_title] => 'Signal generator'
[patent_app_type] => B2
[patent_app_number] => 10/609674
[patent_app_country] => US
[patent_app_date] => 2003-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 4397
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/836/06836231.pdf
[firstpage_image] =>[orig_patent_app_number] => 10609674
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/609674 | Signal generator | Jun 30, 2003 | Issued |
Array
(
[id] => 1129399
[patent_doc_number] => 06791483
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-14
[patent_title] => 'PARALLEL/SERIAL CONVERSION CIRCUIT, SERIAL DATA GENERATION CIRCUIT, SYNCHRONIZATION SIGNAL GENERATION CIRCUIT, CLOCK SIGNAL GENERATION CIRCUIT, SERIAL DATA TRANSMISSION DEVICE, SERIAL DATA RECEPTION DEVICE, AND SERIAL DATA TRANSMISSION SYSTEM'
[patent_app_type] => B2
[patent_app_number] => 10/601572
[patent_app_country] => US
[patent_app_date] => 2003-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 12105
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/791/06791483.pdf
[firstpage_image] =>[orig_patent_app_number] => 10601572
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/601572 | PARALLEL/SERIAL CONVERSION CIRCUIT, SERIAL DATA GENERATION CIRCUIT, SYNCHRONIZATION SIGNAL GENERATION CIRCUIT, CLOCK SIGNAL GENERATION CIRCUIT, SERIAL DATA TRANSMISSION DEVICE, SERIAL DATA RECEPTION DEVICE, AND SERIAL DATA TRANSMISSION SYSTEM | Jun 23, 2003 | Issued |
Array
(
[id] => 1047874
[patent_doc_number] => 06864814
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-03-08
[patent_title] => 'System and method for improving dynamic range of analog-to digital converters'
[patent_app_type] => utility
[patent_app_number] => 10/600779
[patent_app_country] => US
[patent_app_date] => 2003-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1821
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/864/06864814.pdf
[firstpage_image] =>[orig_patent_app_number] => 10600779
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/600779 | System and method for improving dynamic range of analog-to digital converters | Jun 19, 2003 | Issued |
Array
(
[id] => 956761
[patent_doc_number] => 06956515
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-18
[patent_title] => 'Digital to analog converter augmented with direct charge transfer techniques'
[patent_app_type] => utility
[patent_app_number] => 10/463969
[patent_app_country] => US
[patent_app_date] => 2003-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 18
[patent_no_of_words] => 7547
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/956/06956515.pdf
[firstpage_image] =>[orig_patent_app_number] => 10463969
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/463969 | Digital to analog converter augmented with direct charge transfer techniques | Jun 16, 2003 | Issued |
Array
(
[id] => 6820399
[patent_doc_number] => 20030218560
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-27
[patent_title] => 'DISTRIBUTED AVERAGING ANALOG TO DIGITAL CONVERTER TOPOLOGY'
[patent_app_type] => new
[patent_app_number] => 10/460622
[patent_app_country] => US
[patent_app_date] => 2003-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4358
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0218/20030218560.pdf
[firstpage_image] =>[orig_patent_app_number] => 10460622
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/460622 | Distributed averaging analog to digital converter topology | Jun 12, 2003 | Issued |
Array
(
[id] => 6803733
[patent_doc_number] => 20030231127
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-18
[patent_title] => 'Signal processing system and method'
[patent_app_type] => new
[patent_app_number] => 10/458767
[patent_app_country] => US
[patent_app_date] => 2003-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2955
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0231/20030231127.pdf
[firstpage_image] =>[orig_patent_app_number] => 10458767
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/458767 | Signal processing system and method | Jun 11, 2003 | Abandoned |
Array
(
[id] => 1057376
[patent_doc_number] => 06856263
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-15
[patent_title] => 'Systems and processes for decoding chain reaction codes through inactivation'
[patent_app_type] => utility
[patent_app_number] => 10/459370
[patent_app_country] => US
[patent_app_date] => 2003-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 6981
[patent_no_of_claims] => 59
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/856/06856263.pdf
[firstpage_image] =>[orig_patent_app_number] => 10459370
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/459370 | Systems and processes for decoding chain reaction codes through inactivation | Jun 9, 2003 | Issued |
Array
(
[id] => 1218678
[patent_doc_number] => 06707350
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-16
[patent_title] => 'Distributive multiplexer for space applications'
[patent_app_type] => B1
[patent_app_number] => 10/456317
[patent_app_country] => US
[patent_app_date] => 2003-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 5487
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/707/06707350.pdf
[firstpage_image] =>[orig_patent_app_number] => 10456317
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/456317 | Distributive multiplexer for space applications | Jun 5, 2003 | Issued |
Array
(
[id] => 7623300
[patent_doc_number] => 06686865
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-02-03
[patent_title] => 'High resolution, high speed, low power switched capacitor analog to digital converter'
[patent_app_type] => B2
[patent_app_number] => 10/455894
[patent_app_country] => US
[patent_app_date] => 2003-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3914
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/686/06686865.pdf
[firstpage_image] =>[orig_patent_app_number] => 10455894
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/455894 | High resolution, high speed, low power switched capacitor analog to digital converter | Jun 5, 2003 | Issued |
Array
(
[id] => 1028972
[patent_doc_number] => 06882298
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-04-19
[patent_title] => 'SAR analog-to-digital converter with two single ended inputs'
[patent_app_type] => utility
[patent_app_number] => 10/453369
[patent_app_country] => US
[patent_app_date] => 2003-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 7299
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/882/06882298.pdf
[firstpage_image] =>[orig_patent_app_number] => 10453369
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/453369 | SAR analog-to-digital converter with two single ended inputs | Jun 2, 2003 | Issued |
Array
(
[id] => 986035
[patent_doc_number] => 06924756
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-02
[patent_title] => 'Method and system for processing a digital signal'
[patent_app_type] => utility
[patent_app_number] => 10/447972
[patent_app_country] => US
[patent_app_date] => 2003-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 5
[patent_no_of_words] => 3247
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/924/06924756.pdf
[firstpage_image] =>[orig_patent_app_number] => 10447972
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/447972 | Method and system for processing a digital signal | May 27, 2003 | Issued |
Array
(
[id] => 1066940
[patent_doc_number] => 06847317
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-01-25
[patent_title] => 'System and method for a dyadic-monotonic (DM) codec'
[patent_app_type] => utility
[patent_app_number] => 10/447467
[patent_app_country] => US
[patent_app_date] => 2003-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3447
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/847/06847317.pdf
[firstpage_image] =>[orig_patent_app_number] => 10447467
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/447467 | System and method for a dyadic-monotonic (DM) codec | May 27, 2003 | Issued |
Array
(
[id] => 7273636
[patent_doc_number] => 20040233087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-25
[patent_title] => 'Digital adjustment of gain and offset for digital to analog converters'
[patent_app_type] => new
[patent_app_number] => 10/440669
[patent_app_country] => US
[patent_app_date] => 2003-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5195
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20040233087.pdf
[firstpage_image] =>[orig_patent_app_number] => 10440669
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/440669 | Digital adjustment of gain and offset for digital to analog converters | May 18, 2003 | Issued |
Array
(
[id] => 6677835
[patent_doc_number] => 20030227975
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-11
[patent_title] => 'Method for coding integer supporting diverse frame sizes and codec implementing the method'
[patent_app_type] => new
[patent_app_number] => 10/437978
[patent_app_country] => US
[patent_app_date] => 2003-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2023
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0227/20030227975.pdf
[firstpage_image] =>[orig_patent_app_number] => 10437978
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/437978 | Method for coding integer supporting diverse frame sizes and CODEC implementing the method | May 14, 2003 | Issued |
Array
(
[id] => 6662600
[patent_doc_number] => 20030201926
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-30
[patent_title] => 'Semiconductor device for inverter control and control method'
[patent_app_type] => new
[patent_app_number] => 10/425676
[patent_app_country] => US
[patent_app_date] => 2003-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3876
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20030201926.pdf
[firstpage_image] =>[orig_patent_app_number] => 10425676
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/425676 | Semiconductor device for inverter control and control method | Apr 29, 2003 | Issued |
Array
(
[id] => 7364561
[patent_doc_number] => 20040217779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-04
[patent_title] => 'Dual rail time borrowing multiplexer'
[patent_app_type] => new
[patent_app_number] => 10/425594
[patent_app_country] => US
[patent_app_date] => 2003-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5124
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0217/20040217779.pdf
[firstpage_image] =>[orig_patent_app_number] => 10425594
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/425594 | Dual rail time borrowing multiplexer | Apr 29, 2003 | Issued |
Array
(
[id] => 1031886
[patent_doc_number] => 06879184
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-04-12
[patent_title] => 'Programmable logic device architecture based on arrays of LUT-based Boolean terms'
[patent_app_type] => utility
[patent_app_number] => 10/417290
[patent_app_country] => US
[patent_app_date] => 2003-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4659
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/879/06879184.pdf
[firstpage_image] =>[orig_patent_app_number] => 10417290
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/417290 | Programmable logic device architecture based on arrays of LUT-based Boolean terms | Apr 15, 2003 | Issued |
Array
(
[id] => 730826
[patent_doc_number] => 07042245
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-09
[patent_title] => 'Low power consumption MIS semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/409585
[patent_app_country] => US
[patent_app_date] => 2003-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 33
[patent_no_of_words] => 20975
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/042/07042245.pdf
[firstpage_image] =>[orig_patent_app_number] => 10409585
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/409585 | Low power consumption MIS semiconductor device | Apr 8, 2003 | Issued |