
Patrick Hamo
Examiner (ID: 2096, Phone: (571)272-3492 , Office: P/3746 )
| Most Active Art Unit | 3746 |
| Art Unit(s) | 3746 |
| Total Applications | 1033 |
| Issued Applications | 757 |
| Pending Applications | 18 |
| Abandoned Applications | 258 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18387321
[patent_doc_number] => 11658114
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-23
[patent_title] => Fusible structures and methods of manufacturing same
[patent_app_type] => utility
[patent_app_number] => 17/229345
[patent_app_country] => US
[patent_app_date] => 2021-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 9520
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17229345
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/229345 | Fusible structures and methods of manufacturing same | Apr 12, 2021 | Issued |
Array
(
[id] => 20436053
[patent_doc_number] => 12507582
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-23
[patent_title] => Perovskite displays and methods of formation
[patent_app_type] => utility
[patent_app_number] => 17/915819
[patent_app_country] => US
[patent_app_date] => 2021-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 0
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17915819
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/915819 | Perovskite displays and methods of formation | Mar 31, 2021 | Issued |
Array
(
[id] => 19371695
[patent_doc_number] => 12063800
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-13
[patent_title] => Photoelectric conversion element that reduces a residual image while enhancing heat resistance
[patent_app_type] => utility
[patent_app_number] => 17/220747
[patent_app_country] => US
[patent_app_date] => 2021-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 10057
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17220747
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/220747 | Photoelectric conversion element that reduces a residual image while enhancing heat resistance | Mar 31, 2021 | Issued |
Array
(
[id] => 17551556
[patent_doc_number] => 20220122898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-21
[patent_title] => INTEGRATED FAN OUT PACKAGE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 17/220722
[patent_app_country] => US
[patent_app_date] => 2021-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19685
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17220722
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/220722 | Integrated fan out method utilizing a filler-free insulating material | Mar 31, 2021 | Issued |
Array
(
[id] => 19031215
[patent_doc_number] => 11930590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-12
[patent_title] => Stress relief for flip-chip packaged devices
[patent_app_type] => utility
[patent_app_number] => 17/218792
[patent_app_country] => US
[patent_app_date] => 2021-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 26
[patent_no_of_words] => 7189
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17218792
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/218792 | Stress relief for flip-chip packaged devices | Mar 30, 2021 | Issued |
Array
(
[id] => 16966112
[patent_doc_number] => 20210217611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => METHODS OF FORMING SILICON NITRIDE
[patent_app_type] => utility
[patent_app_number] => 17/215958
[patent_app_country] => US
[patent_app_date] => 2021-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6272
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17215958
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/215958 | Methods of forming silicon nitride including plasma exposure | Mar 28, 2021 | Issued |
Array
(
[id] => 18961254
[patent_doc_number] => 20240049581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/754056
[patent_app_country] => US
[patent_app_date] => 2021-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12118
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17754056
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/754056 | Display panel | Mar 25, 2021 | Issued |
Array
(
[id] => 18263460
[patent_doc_number] => 11611170
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-21
[patent_title] => Semiconductor devices having exposed clip top sides and methods of manufacturing semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 17/209513
[patent_app_country] => US
[patent_app_date] => 2021-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 29
[patent_no_of_words] => 7742
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17209513
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/209513 | Semiconductor devices having exposed clip top sides and methods of manufacturing semiconductor devices | Mar 22, 2021 | Issued |
Array
(
[id] => 20553277
[patent_doc_number] => 12564092
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-24
[patent_title] => Power semiconductor package having a voltage stabilizing additive and method for fabricating the power semiconductor package
[patent_app_type] => utility
[patent_app_number] => 17/200951
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17200951
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/200951 | Power semiconductor package having a voltage stabilizing additive and method for fabricating the power semiconductor package | Mar 14, 2021 | Issued |
Array
(
[id] => 17855427
[patent_doc_number] => 20220285470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => DISPLAY SUBSTRATE AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/637897
[patent_app_country] => US
[patent_app_date] => 2021-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8179
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17637897
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/637897 | Display substrate having sub-pixel areas and display apparatus including the same | Mar 11, 2021 | Issued |
Array
(
[id] => 18371856
[patent_doc_number] => 11652038
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-16
[patent_title] => Semiconductor package with front side and back side redistribution structures and fabricating method thereof
[patent_app_type] => utility
[patent_app_number] => 17/195106
[patent_app_country] => US
[patent_app_date] => 2021-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 53
[patent_no_of_words] => 21911
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 296
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17195106
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/195106 | Semiconductor package with front side and back side redistribution structures and fabricating method thereof | Mar 7, 2021 | Issued |
Array
(
[id] => 16920750
[patent_doc_number] => 20210193842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => FET Silicide and Fabrication Methods Thereof
[patent_app_type] => utility
[patent_app_number] => 17/193732
[patent_app_country] => US
[patent_app_date] => 2021-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8584
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17193732
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/193732 | FET with wrap-around silicide and fabrication methods thereof | Mar 4, 2021 | Issued |
Array
(
[id] => 20455983
[patent_doc_number] => 12519045
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-06
[patent_title] => Semiconductor device with first and second conductors and plated layer and method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/928724
[patent_app_country] => US
[patent_app_date] => 2021-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 1170
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17928724
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/928724 | Semiconductor device with first and second conductors and plated layer and method for manufacturing semiconductor device | Feb 25, 2021 | Issued |
Array
(
[id] => 17660886
[patent_doc_number] => 20220181351
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => CONTACT PADS OF THREE-DIMENSIONAL MEMORY DEVICE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/249271
[patent_app_country] => US
[patent_app_date] => 2021-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10228
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17249271
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/249271 | Three-dimensional memory device comprising contact pads exposed by an opening passing through layer stack and fabrication method thereof | Feb 24, 2021 | Issued |
Array
(
[id] => 18047994
[patent_doc_number] => 11521952
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-06
[patent_title] => Spacer for die-to-die communication in an integrated circuit and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/178375
[patent_app_country] => US
[patent_app_date] => 2021-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4359
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17178375
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/178375 | Spacer for die-to-die communication in an integrated circuit and method for fabricating the same | Feb 17, 2021 | Issued |
Array
(
[id] => 17971356
[patent_doc_number] => 11488904
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-01
[patent_title] => System and method for reducing mutual coupling for noise reduction in semiconductor device packaging
[patent_app_type] => utility
[patent_app_number] => 17/178157
[patent_app_country] => US
[patent_app_date] => 2021-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 4831
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17178157
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/178157 | System and method for reducing mutual coupling for noise reduction in semiconductor device packaging | Feb 16, 2021 | Issued |
Array
(
[id] => 17848060
[patent_doc_number] => 11437446
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-06
[patent_title] => Semiconductor device including detection electrodes applicable for a touch sensor
[patent_app_type] => utility
[patent_app_number] => 17/173610
[patent_app_country] => US
[patent_app_date] => 2021-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8039
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17173610
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/173610 | Semiconductor device including detection electrodes applicable for a touch sensor | Feb 10, 2021 | Issued |
Array
(
[id] => 16873871
[patent_doc_number] => 20210167338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-03
[patent_title] => METHOD AND APPARATUS FOR PRODUCING FLEXIBLE OLED DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/173616
[patent_app_country] => US
[patent_app_date] => 2021-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8710
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17173616
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/173616 | METHOD AND APPARATUS FOR PRODUCING FLEXIBLE OLED DEVICE | Feb 10, 2021 | Abandoned |
Array
(
[id] => 17025462
[patent_doc_number] => 20210249334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING AN EMBEDDED SEMICONDUCTOR DIE AND A METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/173757
[patent_app_country] => US
[patent_app_date] => 2021-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6424
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17173757
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/173757 | Semiconductor device including an embedded semiconductor die | Feb 10, 2021 | Issued |
Array
(
[id] => 16850895
[patent_doc_number] => 20210151640
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => LED ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 17/164750
[patent_app_country] => US
[patent_app_date] => 2021-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4211
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17164750
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/164750 | LED assembly for omnidirectional light applications | Jan 31, 2021 | Issued |