
Patrick Hamo
Examiner (ID: 2096, Phone: (571)272-3492 , Office: P/3746 )
| Most Active Art Unit | 3746 |
| Art Unit(s) | 3746 |
| Total Applications | 1033 |
| Issued Applications | 757 |
| Pending Applications | 18 |
| Abandoned Applications | 258 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12754999
[patent_doc_number] => 20180143500
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => ARRAY SUBSTRATE, MANUFACTURING METHOD THEREOF AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/508796
[patent_app_country] => US
[patent_app_date] => 2016-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6264
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15508796
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/508796 | Array substrate comprising multi-primary color resist sections disposed in light-shielding regions, manufacturing method thereof and display device | Aug 25, 2016 | Issued |
Array
(
[id] => 14558297
[patent_doc_number] => 10347619
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-09
[patent_title] => Semiconductor device having electrostatic discharge protection structure with a trench under a connecting portion of a diode
[patent_app_type] => utility
[patent_app_number] => 15/770624
[patent_app_country] => US
[patent_app_date] => 2016-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1846
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15770624
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/770624 | Semiconductor device having electrostatic discharge protection structure with a trench under a connecting portion of a diode | Aug 18, 2016 | Issued |
Array
(
[id] => 11946035
[patent_doc_number] => 20170250186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-31
[patent_title] => 'METHOD OF FABRICATING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE FABRICATED THEREBY'
[patent_app_type] => utility
[patent_app_number] => 15/235235
[patent_app_country] => US
[patent_app_date] => 2016-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2098
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15235235
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/235235 | Method of fabricating semiconductor device and semiconductor device fabricated thereby | Aug 11, 2016 | Issued |
Array
(
[id] => 12040620
[patent_doc_number] => 09818855
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-14
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/235391
[patent_app_country] => US
[patent_app_date] => 2016-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 30
[patent_no_of_words] => 7386
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15235391
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/235391 | Semiconductor device | Aug 11, 2016 | Issued |
Array
(
[id] => 12108967
[patent_doc_number] => 09865456
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-01-09
[patent_title] => 'Methods of forming silicon nitride by atomic layer deposition and methods of forming semiconductor structures'
[patent_app_type] => utility
[patent_app_number] => 15/235365
[patent_app_country] => US
[patent_app_date] => 2016-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 6383
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15235365
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/235365 | Methods of forming silicon nitride by atomic layer deposition and methods of forming semiconductor structures | Aug 11, 2016 | Issued |
Array
(
[id] => 11475836
[patent_doc_number] => 20170062619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/235242
[patent_app_country] => US
[patent_app_date] => 2016-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 78
[patent_figures_cnt] => 78
[patent_no_of_words] => 49156
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15235242
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/235242 | Semiconductor device and manufacturing method thereof | Aug 11, 2016 | Issued |
Array
(
[id] => 12019701
[patent_doc_number] => 09812411
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-07
[patent_title] => 'Semiconductor device, inverter circuit, and drive device'
[patent_app_type] => utility
[patent_app_number] => 15/235404
[patent_app_country] => US
[patent_app_date] => 2016-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 5117
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15235404
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/235404 | Semiconductor device, inverter circuit, and drive device | Aug 11, 2016 | Issued |
Array
(
[id] => 12953884
[patent_doc_number] => 09837439
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-05
[patent_title] => Compensation of temperature effects in semiconductor device structures
[patent_app_type] => utility
[patent_app_number] => 15/235256
[patent_app_country] => US
[patent_app_date] => 2016-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 9271
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15235256
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/235256 | Compensation of temperature effects in semiconductor device structures | Aug 11, 2016 | Issued |
Array
(
[id] => 13909773
[patent_doc_number] => 20190044091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => ORGANIC ELECTROLUMINESCENCE PANEL AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/759689
[patent_app_country] => US
[patent_app_date] => 2016-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16234
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15759689
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/759689 | ORGANIC ELECTROLUMINESCENCE PANEL AND METHOD FOR MANUFACTURING THE SAME | Jul 31, 2016 | Abandoned |
Array
(
[id] => 11273880
[patent_doc_number] => 20160336427
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-17
[patent_title] => 'DILUTED DRIFT LAYER WITH VARIABLE STRIPE WIDTHS FOR POWER TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 15/220910
[patent_app_country] => US
[patent_app_date] => 2016-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4431
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15220910
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/220910 | Diluted drift layer with variable stripe widths for power transistors | Jul 26, 2016 | Issued |
Array
(
[id] => 13922011
[patent_doc_number] => 10205132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-12
[patent_title] => OLED display panel and method for packaging an OLED display panel with a covering layer having a concave structure
[patent_app_type] => utility
[patent_app_number] => 15/325992
[patent_app_country] => US
[patent_app_date] => 2016-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4031
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15325992
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/325992 | OLED display panel and method for packaging an OLED display panel with a covering layer having a concave structure | Jun 29, 2016 | Issued |
Array
(
[id] => 11110857
[patent_doc_number] => 20160307827
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-20
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/192824
[patent_app_country] => US
[patent_app_date] => 2016-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7789
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15192824
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/192824 | Semiconductor device | Jun 23, 2016 | Issued |
Array
(
[id] => 11483467
[patent_doc_number] => 09590024
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-07
[patent_title] => 'Display device'
[patent_app_type] => utility
[patent_app_number] => 15/190556
[patent_app_country] => US
[patent_app_date] => 2016-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8411
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 303
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15190556
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/190556 | Display device | Jun 22, 2016 | Issued |
Array
(
[id] => 11898331
[patent_doc_number] => 09768273
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-19
[patent_title] => 'Method of forming a trench using epitaxial lateral overgrowth'
[patent_app_type] => utility
[patent_app_number] => 15/187232
[patent_app_country] => US
[patent_app_date] => 2016-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6327
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15187232
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/187232 | Method of forming a trench using epitaxial lateral overgrowth | Jun 19, 2016 | Issued |
Array
(
[id] => 13921633
[patent_doc_number] => 10204941
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-12
[patent_title] => Method for manufacturing array substrate having source and drain transfer portions integrated with channel
[patent_app_type] => utility
[patent_app_number] => 15/125176
[patent_app_country] => US
[patent_app_date] => 2016-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4783
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15125176
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/125176 | Method for manufacturing array substrate having source and drain transfer portions integrated with channel | Jun 15, 2016 | Issued |
Array
(
[id] => 11918496
[patent_doc_number] => 09786687
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-10
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/178919
[patent_app_country] => US
[patent_app_date] => 2016-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 33
[patent_no_of_words] => 11265
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15178919
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/178919 | Semiconductor device and manufacturing method thereof | Jun 9, 2016 | Issued |
Array
(
[id] => 13044369
[patent_doc_number] => 10044331
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-07
[patent_title] => High power RF switches using multiple optimized transistors
[patent_app_type] => utility
[patent_app_number] => 15/175982
[patent_app_country] => US
[patent_app_date] => 2016-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4868
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15175982
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/175982 | High power RF switches using multiple optimized transistors | Jun 6, 2016 | Issued |
Array
(
[id] => 14151645
[patent_doc_number] => 10256212
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Semiconductor chip having multiple pads and semiconductor module including the same
[patent_app_type] => utility
[patent_app_number] => 15/570876
[patent_app_country] => US
[patent_app_date] => 2016-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 6687
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15570876
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/570876 | Semiconductor chip having multiple pads and semiconductor module including the same | May 26, 2016 | Issued |
Array
(
[id] => 12201073
[patent_doc_number] => 09904135
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-02-27
[patent_title] => 'Array substrate and liquid crystal display device'
[patent_app_type] => utility
[patent_app_number] => 15/100299
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3564
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 340
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15100299
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/100299 | Array substrate and liquid crystal display device | May 12, 2016 | Issued |
Array
(
[id] => 14366889
[patent_doc_number] => 10304757
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Sensor packaging using a low-temperature through-silicon via (TSV) technology and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/573955
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4004
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15573955
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/573955 | Sensor packaging using a low-temperature through-silicon via (TSV) technology and method for manufacturing the same | May 12, 2016 | Issued |