
Patrick Hamo
Examiner (ID: 2096, Phone: (571)272-3492 , Office: P/3746 )
| Most Active Art Unit | 3746 |
| Art Unit(s) | 3746 |
| Total Applications | 1033 |
| Issued Applications | 757 |
| Pending Applications | 18 |
| Abandoned Applications | 258 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9375715
[patent_doc_number] => 08679979
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-25
[patent_title] => 'Using optical metrology for within wafer feed forward process control'
[patent_app_type] => utility
[patent_app_number] => 13/272078
[patent_app_country] => US
[patent_app_date] => 2011-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 12096
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13272078
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/272078 | Using optical metrology for within wafer feed forward process control | Oct 11, 2011 | Issued |
Array
(
[id] => 9937971
[patent_doc_number] => 08987783
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-24
[patent_title] => 'Semiconductor heterostructure and transistor of HEMT type, in particular for low-frequency low-noise cryogenic applications'
[patent_app_type] => utility
[patent_app_number] => 13/878948
[patent_app_country] => US
[patent_app_date] => 2011-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 3509
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13878948
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/878948 | Semiconductor heterostructure and transistor of HEMT type, in particular for low-frequency low-noise cryogenic applications | Oct 6, 2011 | Issued |
Array
(
[id] => 8652981
[patent_doc_number] => 08372727
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-12
[patent_title] => 'Method for fabricating light emitting device'
[patent_app_type] => utility
[patent_app_number] => 13/240965
[patent_app_country] => US
[patent_app_date] => 2011-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4044
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13240965
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/240965 | Method for fabricating light emitting device | Sep 21, 2011 | Issued |
Array
(
[id] => 8955829
[patent_doc_number] => 08501601
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-06
[patent_title] => 'Drive current increase in field effect transistors by asymmetric concentration profile of alloy species of a channel semiconductor alloy'
[patent_app_type] => utility
[patent_app_number] => 13/239672
[patent_app_country] => US
[patent_app_date] => 2011-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 7608
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13239672
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/239672 | Drive current increase in field effect transistors by asymmetric concentration profile of alloy species of a channel semiconductor alloy | Sep 21, 2011 | Issued |
Array
(
[id] => 9376251
[patent_doc_number] => 08680516
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-25
[patent_title] => 'Packaging structure and method for OLED'
[patent_app_type] => utility
[patent_app_number] => 13/239581
[patent_app_country] => US
[patent_app_date] => 2011-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1070
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13239581
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/239581 | Packaging structure and method for OLED | Sep 21, 2011 | Issued |
Array
(
[id] => 9626416
[patent_doc_number] => 08796095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-05
[patent_title] => 'Integrated method for forming metal gate FinFET devices'
[patent_app_type] => utility
[patent_app_number] => 13/241014
[patent_app_country] => US
[patent_app_date] => 2011-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 20
[patent_no_of_words] => 3800
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13241014
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/241014 | Integrated method for forming metal gate FinFET devices | Sep 21, 2011 | Issued |
Array
(
[id] => 10888652
[patent_doc_number] => 08912648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-16
[patent_title] => 'Semiconductor device and method of forming compliant stress relief buffer around large array WLCSP'
[patent_app_type] => utility
[patent_app_number] => 13/231789
[patent_app_country] => US
[patent_app_date] => 2011-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 5536
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13231789
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/231789 | Semiconductor device and method of forming compliant stress relief buffer around large array WLCSP | Sep 12, 2011 | Issued |
Array
(
[id] => 9704598
[patent_doc_number] => 08829668
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-09
[patent_title] => 'Electronic device'
[patent_app_type] => utility
[patent_app_number] => 13/229811
[patent_app_country] => US
[patent_app_date] => 2011-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 32
[patent_no_of_words] => 13999
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13229811
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/229811 | Electronic device | Sep 11, 2011 | Issued |
Array
(
[id] => 9375635
[patent_doc_number] => 08679899
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-25
[patent_title] => 'Multipath soldered thermal interface between a chip and its heat sink'
[patent_app_type] => utility
[patent_app_number] => 13/226681
[patent_app_country] => US
[patent_app_date] => 2011-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 5069
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 321
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13226681
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/226681 | Multipath soldered thermal interface between a chip and its heat sink | Sep 6, 2011 | Issued |
Array
(
[id] => 7666677
[patent_doc_number] => 20110315946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-29
[patent_title] => 'NONVOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/224940
[patent_app_country] => US
[patent_app_date] => 2011-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 10207
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13224940
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/224940 | NONVOLATILE MEMORY DEVICE | Sep 1, 2011 | Abandoned |
Array
(
[id] => 7662904
[patent_doc_number] => 20110312173
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-22
[patent_title] => 'Method of Fabricating a Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 13/207105
[patent_app_country] => US
[patent_app_date] => 2011-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3892
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0312/20110312173.pdf
[firstpage_image] =>[orig_patent_app_number] => 13207105
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/207105 | Method of fabricating a semiconductor device | Aug 9, 2011 | Issued |
Array
(
[id] => 9355167
[patent_doc_number] => 08673701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-18
[patent_title] => 'Semiconductor structure and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/376247
[patent_app_country] => US
[patent_app_date] => 2011-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 10
[patent_no_of_words] => 3201
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13376247
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/376247 | Semiconductor structure and method for manufacturing the same | Aug 1, 2011 | Issued |
Array
(
[id] => 7558954
[patent_doc_number] => 20110272785
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-10
[patent_title] => 'IC PACKAGE WITH CAPACITORS DISPOSED ON AN INTERPOSAL LAYER'
[patent_app_type] => utility
[patent_app_number] => 13/187356
[patent_app_country] => US
[patent_app_date] => 2011-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3498
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0272/20110272785.pdf
[firstpage_image] =>[orig_patent_app_number] => 13187356
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/187356 | IC package with capacitors disposed on an interposal layer | Jul 19, 2011 | Issued |
Array
(
[id] => 7496873
[patent_doc_number] => 20110260313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-27
[patent_title] => 'INTEGRATED CIRCUIT PACKAGE SYSTEM WITH CONTOURED ENCAPSULATION AND METHOD FOR MANUFACTURING THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/178347
[patent_app_country] => US
[patent_app_date] => 2011-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4663
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0260/20110260313.pdf
[firstpage_image] =>[orig_patent_app_number] => 13178347
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/178347 | Integrated circuit package system with contoured encapsulation and method for manufacturing thereof | Jul 6, 2011 | Issued |
Array
(
[id] => 7648732
[patent_doc_number] => 20110298001
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-08
[patent_title] => 'METHOD FOR MANUFACTURING LIGHT-EMITTING DEVICE AND LIGHT-EMITTING DEVICE MANUFACTURED BY THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/173073
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 11073
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20110298001.pdf
[firstpage_image] =>[orig_patent_app_number] => 13173073
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/173073 | METHOD FOR MANUFACTURING LIGHT-EMITTING DEVICE AND LIGHT-EMITTING DEVICE MANUFACTURED BY THE SAME | Jun 29, 2011 | Abandoned |
Array
(
[id] => 7511001
[patent_doc_number] => 20110256711
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-20
[patent_title] => 'MICROFEATURE WORKPIECES HAVING CONDUCTIVE INTERCONNECT STRUCTURES FORMED BY CHEMICALLY REACTIVE PROCESSES, AND ASSOCIATED SYSTEMS AND METHODS'
[patent_app_type] => utility
[patent_app_number] => 13/169134
[patent_app_country] => US
[patent_app_date] => 2011-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5991
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0256/20110256711.pdf
[firstpage_image] =>[orig_patent_app_number] => 13169134
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/169134 | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods | Jun 26, 2011 | Issued |
Array
(
[id] => 9401596
[patent_doc_number] => 08691648
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-04-08
[patent_title] => 'Methods for fabricating semiconductor memory with process induced strain'
[patent_app_type] => utility
[patent_app_number] => 13/168711
[patent_app_country] => US
[patent_app_date] => 2011-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5337
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13168711
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/168711 | Methods for fabricating semiconductor memory with process induced strain | Jun 23, 2011 | Issued |
Array
(
[id] => 8519842
[patent_doc_number] => 20120319250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-20
[patent_title] => 'BACK-SIDE CONTACT FORMATION'
[patent_app_type] => utility
[patent_app_number] => 13/159852
[patent_app_country] => US
[patent_app_date] => 2011-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2351
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13159852
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/159852 | Back-side contact formation | Jun 13, 2011 | Issued |
Array
(
[id] => 8760594
[patent_doc_number] => 08421117
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-16
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/159949
[patent_app_country] => US
[patent_app_date] => 2011-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5908
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13159949
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/159949 | Semiconductor device and method of manufacturing the same | Jun 13, 2011 | Issued |
Array
(
[id] => 8995577
[patent_doc_number] => 08519464
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-27
[patent_title] => 'Non-volatile memory device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 13/159841
[patent_app_country] => US
[patent_app_date] => 2011-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3929
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13159841
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/159841 | Non-volatile memory device and method for fabricating the same | Jun 13, 2011 | Issued |