Patrick Hamo

Array ( [id] => 8350975 [patent_doc_number] => 08246298 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-21 [patent_title] => 'Borescope boss and plug cooling' [patent_app_type] => utility [patent_app_number] => 12/393084 [patent_app_country] => US [patent_app_date] => 2009-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3620 [patent_no_of_claims] => 71 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12393084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 71478 [patent_doc_number] => 07754530 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-13 [patent_title] => 'Thermal enhanced low profile package structure and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 12/388191 [patent_app_country] => US [patent_app_date] => 2009-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 19 [patent_no_of_words] => 4230 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/754/07754530.pdf [firstpage_image] =>[orig_patent_app_number] => 12388191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5389006 [patent_doc_number] => 20090206318 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-20 [patent_title] => 'Nonvolatile memory device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/379277 [patent_app_country] => US [patent_app_date] => 2009-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 10190 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20090206318.pdf [firstpage_image] =>[orig_patent_app_number] => 12379277 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4476876 [patent_doc_number] => 07868325 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-01-11 [patent_title] => 'Semiconductor wafer of single crystalline silicon and process for its manufacture' [patent_app_type] => utility [patent_app_number] => 12/372783 [patent_app_country] => US [patent_app_date] => 2009-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3691 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/868/07868325.pdf [firstpage_image] =>[orig_patent_app_number] => 12372783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5419836 [patent_doc_number] => 20090146290 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-11 [patent_title] => 'Interconnect Structure and Method for Semiconductor Device' [patent_app_type] => utility [patent_app_number] => 12/368598 [patent_app_country] => US [patent_app_date] => 2009-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2222 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20090146290.pdf [firstpage_image] =>[orig_patent_app_number] => 12368598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4570798 [patent_doc_number] => 07829358 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-09 [patent_title] => 'System and method for emitter layer shaping' [patent_app_type] => utility [patent_app_number] => 12/367343 [patent_app_country] => US [patent_app_date] => 2009-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 20 [patent_no_of_words] => 13283 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/829/07829358.pdf [firstpage_image] =>[orig_patent_app_number] => 12367343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5431231 [patent_doc_number] => 20090165816 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-02 [patent_title] => 'HIGHLY DOPED III-NITRIDE SEMICONDUCTORS' [patent_app_type] => utility [patent_app_number] => 12/360776 [patent_app_country] => US [patent_app_date] => 2009-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5692 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0165/20090165816.pdf [firstpage_image] =>[orig_patent_app_number] => 12360776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4614317 [patent_doc_number] => 07989918 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-02 [patent_title] => 'Implementing tamper evident and resistant detection through modulation of capacitance' [patent_app_type] => utility [patent_app_number] => 12/359484 [patent_app_country] => US [patent_app_date] => 2009-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2436 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/989/07989918.pdf [firstpage_image] =>[orig_patent_app_number] => 12359484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5477598 [patent_doc_number] => 20090200555 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-13 [patent_title] => 'Thin film transistor substrate, defect repairing method therefor, and display device' [patent_app_type] => utility [patent_app_number] => 12/320308 [patent_app_country] => US [patent_app_date] => 2009-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 11042 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0200/20090200555.pdf [firstpage_image] =>[orig_patent_app_number] => 12320308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 103686 [patent_doc_number] => 07723734 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-25 [patent_title] => 'LTPS-LCD structure and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/357472 [patent_app_country] => US [patent_app_date] => 2009-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 2879 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/723/07723734.pdf [firstpage_image] =>[orig_patent_app_number] => 12357472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 75264 [patent_doc_number] => 07750438 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-06 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/356891 [patent_app_country] => US [patent_app_date] => 2009-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 4151 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/750/07750438.pdf [firstpage_image] =>[orig_patent_app_number] => 12356891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6224837 [patent_doc_number] => 20100181644 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-22 [patent_title] => 'IC PACKAGE WITH CAPACITORS DISPOSED ON AN INTERPOSAL LAYER' [patent_app_type] => utility [patent_app_number] => 12/356491 [patent_app_country] => US [patent_app_date] => 2009-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3456 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20100181644.pdf [firstpage_image] =>[orig_patent_app_number] => 12356491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4517693 [patent_doc_number] => 07910984 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-22 [patent_title] => 'Semiconductor device and method for manufacturing same' [patent_app_type] => utility [patent_app_number] => 12/355591 [patent_app_country] => US [patent_app_date] => 2009-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 24 [patent_no_of_words] => 7618 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/910/07910984.pdf [firstpage_image] =>[orig_patent_app_number] => 12355591 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5536809 [patent_doc_number] => 20090218614 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-03 [patent_title] => 'SEMICONDUCTOR STORAGE DEVICE AND METHOD FOR MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/354271 [patent_app_country] => US [patent_app_date] => 2009-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3481 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0218/20090218614.pdf [firstpage_image] =>[orig_patent_app_number] => 12354271 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5530619 [patent_doc_number] => 20090230407 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-17 [patent_title] => 'LED DEVICE AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/354281 [patent_app_country] => US [patent_app_date] => 2009-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3106 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0230/20090230407.pdf [firstpage_image] =>[orig_patent_app_number] => 12354281 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4531940 [patent_doc_number] => 07923733 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-12 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/351881 [patent_app_country] => US [patent_app_date] => 2009-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 47 [patent_no_of_words] => 12314 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/923/07923733.pdf [firstpage_image] =>[orig_patent_app_number] => 12351881 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6383402 [patent_doc_number] => 20100176453 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-15 [patent_title] => 'LOW COST FABRICATION OF DOUBLE BOX BACK GATE SILICON-ON-INSULATOR WAFERS WITH BUILT-IN SHALLOW TRENCH ISOLATION IN BACK GATE LAYER' [patent_app_type] => utility [patent_app_number] => 12/352071 [patent_app_country] => US [patent_app_date] => 2009-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3824 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20100176453.pdf [firstpage_image] =>[orig_patent_app_number] => 12352071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5389178 [patent_doc_number] => 20090206490 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-20 [patent_title] => ' SEMICONDUCTOR DEVICE AND A METHOD OF MANUFACTURING THE SAE' [patent_app_type] => utility [patent_app_number] => 12/352591 [patent_app_country] => US [patent_app_date] => 2009-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 8881 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0206/20090206490.pdf [firstpage_image] =>[orig_patent_app_number] => 12352591 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6383808 [patent_doc_number] => 20100176513 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-15 [patent_title] => 'STRUCTURE AND METHOD OF FORMING METAL INTERCONNECT STRUCTURES IN ULTRA LOW-K DIELECTRICS' [patent_app_type] => utility [patent_app_number] => 12/351272 [patent_app_country] => US [patent_app_date] => 2009-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4143 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20100176513.pdf [firstpage_image] =>[orig_patent_app_number] => 12351272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4462270 [patent_doc_number] => 07880207 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-01 [patent_title] => 'Photo detector device' [patent_app_type] => utility [patent_app_number] => 12/350991 [patent_app_country] => US [patent_app_date] => 2009-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3595 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/880/07880207.pdf [firstpage_image] =>[orig_patent_app_number] => 12350991 [rel_patent_id] =>[rel_patent_doc_number] =>)